Residential College | false |
Status | 已發表Published |
A PVT-Robust 8b 20GS/s Time-Interleaved SAR ADC with Quantization-Embedded Current-Mode Buffer and Differ-Based Dither Timing Skew Calibration | |
Zhang, Wei1; Zhang, Minglei1; Zhu, Yan1; Martins, R. P.1,2; Chan, Chi Hang1 | |
2024-05 | |
Conference Name | 2024 IEEE Custom Integrated Circuits Conference (CICC) |
Source Publication | Proceedings of the Custom Integrated Circuits Conference |
Pages | 28-3 |
Conference Date | 21-24 April 2024 |
Conference Place | Denver, Colorado |
Country | USA |
Publisher | Institute of Electrical and Electronics Engineers Inc. |
Abstract | Wide bandwidth (BW) and moderate-resolution ADCs with a sampling rate exceeding 10GS/s play a vital role in wireline receivers. Time-interleaved (TI) SAR ADCs retain low power but with exacerbated input BW limitation in massive TI factor. Although such an obstacle can be alleviated by the hierarchical sampler [1], the remaining long routings [2] among the bulky TI channels jeopardize efficiency and linearity. Alternatively, the TI time-domain (TD) ADC [3] reduces the channel number achieving superior BW; it however desires much heavier calibration overhead than SAR ADCs. To tackle the routing constraints and simultaneously source TD-ADC's pluses, this paper develops a PVT-robust quantization-embedded current-mode (QE-CM) buffer, which facilitates a current-domain TI input signal distribution; it not only decouples the BW issue from extensive routings but also enables the MSBs' quantization in parallel with signal buffering from its inherent TD feature, speeding up the single-channel 8b SAR ADC to 1.25GS/s. The prototype also features a signal-independent background timing calibration based on [4], while incorporating the proposed differ-based dither injection to accelerate the convergence speed and accuracy. The 16× QE-CM-assisted TI SAR ADC achieves 38.93dB SNDR and 51.87dB SFDR with a Nyquist input at 20GS/s, facilitating a >20GHz ERBW. It experiences <1.0dB and <1.5dB SNDR variations from -40°C to 85°C and under ±5% supply variation, respectively. |
DOI | 10.1109/CICC60959.2024.10528960 |
URL | View the original |
Language | 英語English |
Scopus ID | 2-s2.0-85193957966 |
Fulltext Access | |
Citation statistics | |
Document Type | Conference paper |
Collection | Faculty of Science and Technology INSTITUTE OF MICROELECTRONICS DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING |
Affiliation | 1.University of Macau, Macao, Macao 2.Instituto Superior Tecnico/University of Lisboa, Lisbon, Portugal |
First Author Affilication | University of Macau |
Recommended Citation GB/T 7714 | Zhang, Wei,Zhang, Minglei,Zhu, Yan,et al. A PVT-Robust 8b 20GS/s Time-Interleaved SAR ADC with Quantization-Embedded Current-Mode Buffer and Differ-Based Dither Timing Skew Calibration[C]:Institute of Electrical and Electronics Engineers Inc., 2024, 28-3. |
APA | Zhang, Wei., Zhang, Minglei., Zhu, Yan., Martins, R. P.., & Chan, Chi Hang (2024). A PVT-Robust 8b 20GS/s Time-Interleaved SAR ADC with Quantization-Embedded Current-Mode Buffer and Differ-Based Dither Timing Skew Calibration. Proceedings of the Custom Integrated Circuits Conference, 28-3. |
Files in This Item: | There are no files associated with this item. |
Items in the repository are protected by copyright, with all rights reserved, unless otherwise indicated.
Edit Comment