A 1.7mW 0.22mm2 2.4GHz ZigBee RX exploiting a current-reuse blixer + hybrid filter topology in 65nm CMOS

UM > Faculty of Health Sciences > DEPARTMENT OF BIOMEDICAL SCIENCES

Status	已發表Published
	A 1.7mW 0.22mm2 2.4GHz ZigBee RX exploiting a current-reuse blixer + hybrid filter topology in 65nm CMOS
	Mak, P. I.; Martins, R. P.
	2013-02-17
Source Publication	2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC)
Pages	448-449
Publication Place	N/A
Publisher	IEEE
Abstract	Nanoscale CMOS offers sufficiently high ft and low Vt favoring the design of ultra-low-power wireless receivers (RX) via stacking the RF-to-BB functions in one cell, while sharing the smallest possible bias current. Also, the signals can be conveyed in the current domain to enhance the area efficiency (i.e., no AC-coupling capacitor), RF bandwidth and linearity at those inner nodes. The 2.4GHz LMV cell [1] for ZigBee RX is an example that unifies one LNA, two mixers (I/Q) and one VCO. The power is low (2.4mW), but the NF, gain and S11 are sensitive to its external high-Q inductor that performs narrowband input match and passive gain boost. Although one VCO (i.e., one inductor) can save area and power, the I/Q generator has to be placed in the RF path. Realized as a gm-C network, it suffers from a 3dB gain loss deteriorating the RX NF (12dB), while rendering the I/Q accuracy more susceptible to process variation.
Keyword	CMOS analogue integrated circuits filters mixers (circuits) radio receivers voltage-controlled oscillators
URL	View the original
Language	英語English
The Source to Article	PB_Publication
PUB ID	11173
Document Type	Conference paper
Collection	DEPARTMENT OF BIOMEDICAL SCIENCES
Recommended Citation GB/T 7714	Mak, P. I.,Martins, R. P.. A 1.7mW 0.22mm2 2.4GHz ZigBee RX exploiting a current-reuse blixer + hybrid filter topology in 65nm CMOS[C], N/A:IEEE, 2013, 448-449.
APA	Mak, P. I.., & Martins, R. P. (2013). A 1.7mW 0.22mm2 2.4GHz ZigBee RX exploiting a current-reuse blixer + hybrid filter topology in 65nm CMOS. 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 448-449.

Files in This Item:
There are no files associated with this item.

If you have any objections to this item, please fill out the form below and the administrator will contact you as soon as possible.
Content:
Email：	*
Affiliation No.
Verification Code:	Refresh

Any comments and suggestions are welcomed.
Title:	*
Content:
Email：	*
Verification Code:	Refresh