UM
Status已發表Published
A 10b 5GS/s 29mW Time-interleaved SAR ADC in 28nm CMOS with Phase Mismatch Calibration Achieving 47.2dB SNDR at 4GHz Input
Guo, M.; Mao, J.; Sin, S. W.; Wei, H.; Martins, R. P.
2019-02-16
Size of Audience300
Type of SpeakerPaper presentation
Conference PlaceSan Francisco, US
The Source to ArticlePB_Publication
PUB ID48485
Document TypePresentation
CollectionUniversity of Macau
Corresponding AuthorSin, S. W.
Recommended Citation
GB/T 7714
Guo, M.,Mao, J.,Sin, S. W.,et al. A 10b 5GS/s 29mW Time-interleaved SAR ADC in 28nm CMOS with Phase Mismatch Calibration Achieving 47.2dB SNDR at 4GHz Input
Files in This Item:
There are no files associated with this item.
Related Services
Recommend this item
Bookmark
Usage statistics
Export to Endnote
Google Scholar
Similar articles in Google Scholar
[Guo, M.]'s Articles
[Mao, J.]'s Articles
[Sin, S. W.]'s Articles
Baidu academic
Similar articles in Baidu academic
[Guo, M.]'s Articles
[Mao, J.]'s Articles
[Sin, S. W.]'s Articles
Bing Scholar
Similar articles in Bing Scholar
[Guo, M.]'s Articles
[Mao, J.]'s Articles
[Sin, S. W.]'s Articles
Terms of Use
No data!
Social Bookmark/Share
All comments (0)
No comment.
 

Items in the repository are protected by copyright, with all rights reserved, unless otherwise indicated.