UM

Browse/Search Results:  1-8 of 8 Help

Selected(0)Clear Items/Page:    Sort:
Rate Control in Versatile Video Coding with Cosh Rate-Distortion Model Journal article
Wang,Dongzi, Fang,Bin, Wei,Xuekai, Xian,Weizhi, Zhou,Mingliang, Mao,Qin. Rate Control in Versatile Video Coding with Cosh Rate-Distortion Model[J]. Journal of Circuits, Systems and Computers, 2023, 32(12), 2350210.
Authors:  Wang,Dongzi;  Fang,Bin;  Wei,Xuekai;  Xian,Weizhi;  Zhou,Mingliang; et al.
Favorite | TC[WOS]:0 TC[Scopus]:0  IF:0.9/0.9 | Submit date:2023/08/03
Rate Control  Rate-distortion Model  Video Coding  
An Android Malware Detection Method Using Multi-Feature and MobileNet Journal article
Yang,Zhiyao, Yang,Xu, Zhang,Heng, Jia,Haipeng, Zhou,Mingliang, Mao,Qin, Ji,Cheng, Wei,Xuekai. An Android Malware Detection Method Using Multi-Feature and MobileNet[J]. Journal of Circuits, Systems and Computers, 2023.
Authors:  Yang,Zhiyao;  Yang,Xu;  Zhang,Heng;  Jia,Haipeng;  Zhou,Mingliang; et al.
Favorite | TC[WOS]:1 TC[Scopus]:1  IF:0.9/0.9 | Submit date:2023/08/03
Android  Co-occurrence Matrix  Malware Detection  Vectorizing  
Caching Hybrid Rotation: A Memory Access Optimization Method for CNN on FPGA Journal article
Dong,Dong, Jiang,Hongxu, Wei,Xuekai. Caching Hybrid Rotation: A Memory Access Optimization Method for CNN on FPGA[J]. Journal of Circuits, Systems and Computers, 2023, 32(13).
Authors:  Dong,Dong;  Jiang,Hongxu;  Wei,Xuekai
Favorite | TC[WOS]:0 TC[Scopus]:0  IF:0.9/0.9 | Submit date:2023/08/03
Caching Hybrid Rotation  Cnn  Feature Map Partition  Fpga  Memory Access  
Receptive Field Fusion RetinaNet for Object Detection Journal article
Huang, He, Feng, Yong, Zhou, Ming Liang, Qiang, Baohua, Yan, Jielu, Wei, Ran. Receptive Field Fusion RetinaNet for Object Detection[J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2021, 30(10), 2150184.
Authors:  Huang, He;  Feng, Yong;  Zhou, Ming Liang;  Qiang, Baohua;  Yan, Jielu; et al.
Favorite | TC[WOS]:6 TC[Scopus]:8  IF:0.9/0.9 | Submit date:2021/12/08
Multi-scale  Nms  Object Detection  One-stage Detector  Receptive Field  
Hybrid Deep Neural Network-Based Cross-Modal Image and Text Retrieval Method for Large-Scale Data Journal article
Qiang, Baohua, Chen, Ruidong, Xie, Yuan, Zhou, Mingliang, Pan, Riwei, Zhao, Tian. Hybrid Deep Neural Network-Based Cross-Modal Image and Text Retrieval Method for Large-Scale Data[J]. Journal of Circuits, Systems and Computers, 2021, 30(1).
Authors:  Qiang, Baohua;  Chen, Ruidong;  Xie, Yuan;  Zhou, Mingliang;  Pan, Riwei; et al.
Favorite | TC[WOS]:4 TC[Scopus]:5  IF:0.9/0.9 | Submit date:2021/12/07
Cross-modal  Hybrid Deep Neural Network  Image And Text Retrieval  Large-scale Data  
Analysis, Design and Control of an Integrated Three-Level Buck Converter under DCM Operation Journal article
Zheng,Wen Ming, Zeng,Wen Liang, Chi-Wa,U., Lam,Chi Seng, Lu,Yan, Sin,Sai Weng, Wong,Man Chung, Martins,Rui Paulo. Analysis, Design and Control of an Integrated Three-Level Buck Converter under DCM Operation[J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2020, 29(1), 2050011.
Authors:  Zheng,Wen Ming;  Zeng,Wen Liang;  Chi-Wa,U.;  Lam,Chi Seng;  Lu,Yan; et al.
Favorite | TC[WOS]:1 TC[Scopus]:3  IF:0.9/0.9 | Submit date:2021/03/09
Dcm  Fast Transient Response  Low Voltage Ripple  Modeling  Three-level Buck Converter  Voltage Mode Controller  
Wide Input Range Supply Voltage Tolerant Capacitive Sensor Readout Using On-Chip Solar Cell Journal article
Suyan Fan, Man-Kay Law, Mingzhong Li, Zhiyuan Chen, Chio-In Ieong, Pui-In Mak, Rui P. Martins. Wide Input Range Supply Voltage Tolerant Capacitive Sensor Readout Using On-Chip Solar Cell[J]. Journal of Circuits, Systems and Computers, 2016, 25(1).
Authors:  Suyan Fan;  Man-Kay Law;  Mingzhong Li;  Zhiyuan Chen;  Chio-In Ieong; et al.
Favorite | TC[WOS]:0 TC[Scopus]:0  IF:0.9/0.9 | Submit date:2019/02/11
On-chip Solar Cell  Capacitive Sensor Readout  Ultra-low Voltage  Ultra-low Power  Two-step Conversion  Psrr  
Interactive IIR SC multirate compiler applied to multistage decimator design Journal article
PHILLIP N. CHEONG, R. P. MARTINS. Interactive IIR SC multirate compiler applied to multistage decimator design[J]. Journal of Circuits, Systems and Computers, 2007, 16(4), 517-525.
Authors:  PHILLIP N. CHEONG;  R. P. MARTINS
Favorite | TC[WOS]:2 TC[Scopus]:2  IF:0.9/0.9 | Submit date:2019/02/11
Iir Filter  Multistage  Switched Capacitors  Decimator Design  Compiler