×
验证码:
换一张
Forgotten Password?
Stay signed in
Login With UMPASS
English
|
繁體
Login With UMPASS
Log In
ALL
ORCID
TI
AU
PY
SU
KW
TY
JN
DA
IN
PB
FP
ST
SM
Study Hall
Image search
Paste the image URL
Home
Faculties & Institutes
Scholars
Publications
Subjects
Statistics
News
Search in the results
Faculties & Institutes
INSTITUTE OF MIC... [3]
THE STATE KEY LA... [2]
Faculty of Scien... [2]
Authors
UN KA FAI [3]
RUI PAULO DA SIL... [2]
MAK PUI IN [2]
YU WEI HAN [2]
Document Type
Journal article [3]
Date Issued
2024 [2]
2023 [1]
Language
英語English [1]
Source Publication
IEEE Transaction... [2]
IEEE Transaction... [1]
Indexed By
SCIE [2]
SSCI [1]
Funding Organization
Funding Project
×
Knowledge Map
UM
Start a Submission
Submissions
Unclaimed
Claimed
Attach Fulltext
Bookmarks
Browse/Search Results:
1-3 of 3
Help
Selected(
0
)
Clear
Items/Page:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
Sort:
Select
Issue Date Ascending
Issue Date Descending
Title Ascending
Title Descending
Author Ascending
Author Descending
WOS Cited Times Ascending
WOS Cited Times Descending
Submit date Ascending
Submit date Descending
Journal Impact Factor Ascending
Journal Impact Factor Descending
An FPGA-Based Transformer Accelerator With Parallel Unstructured Sparsity Handling for Question-Answering Applications
Journal article
Cao, Rujian, Zhao, Zhongyu, Un, Ka Fai, Yu, Wei Han, Martins, Rui P., Mak, Pui In. An FPGA-Based Transformer Accelerator With Parallel Unstructured Sparsity Handling for Question-Answering Applications[J]. IEEE Transactions on Circuits and Systems II-Express Briefs, 2024, 71(11), 4688-4692.
Authors:
Cao, Rujian
;
Zhao, Zhongyu
;
Un, Ka Fai
;
Yu, Wei Han
;
Martins, Rui P.
; et al.
Favorite
|
TC[WOS]:
0
TC[Scopus]:
0
IF:
4.0
/
3.7
|
Submit date:2024/10/10
Sparse Matrices
Computational Modeling
Transformers
Hardware
Energy Efficiency
Circuits
Throughput
Dataflow
Digital Accelerator
Energy-efficient
Field-programmable Gate Array (Fpga)
Sparsity
Transformer
An FPGA-Based Transformer Accelerator with Parallel Unstructured Sparsity Handling for Question-Answering Applications
Journal article
CAO RUJIAN, ZHAO ZHONGYU, UN KA FAI, YU WEI HAN, RUI P. MARTINS, MAK PUI IN. An FPGA-Based Transformer Accelerator with Parallel Unstructured Sparsity Handling for Question-Answering Applications[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2024.
Authors:
CAO RUJIAN
;
ZHAO ZHONGYU
;
UN KA FAI
;
YU WEI HAN
;
RUI P. MARTINS
; et al.
Favorite
|
|
Submit date:2024/08/29
An FPGA-Based Transformer Accelerator Using Output Block Stationary Dataflow for Object Recognition Applications
Journal article
Zhao, Zhongyu, Cao, Rujian, Un, Ka Fai, Yu, Wei Han, Mak, Pui In, Martins, Rui P.. An FPGA-Based Transformer Accelerator Using Output Block Stationary Dataflow for Object Recognition Applications[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2023, 70(1), 281-285.
Authors:
Zhao, Zhongyu
;
Cao, Rujian
;
Un, Ka Fai
;
Yu, Wei Han
;
Mak, Pui In
; et al.
Favorite
|
TC[WOS]:
8
TC[Scopus]:
12
IF:
4.0
/
3.7
|
Submit date:2022/08/08
Transformers
Energy Efficiency
Broadcasting
Convolutional Neural Networks
Integrated Circuit Modeling
Field Programmable Gate Arrays
Random Access Memory
Dataflow
Digital Accelerator
Energy-efficient
Field-programmable Gate Array (Fpga)
Energy Efficiency
Image Recognition
Transformer