English | 繁體

Search in the results

UM

Browse/Search Results:  1-10 of 58 Help

Selected(0)Clear Items/Page:    Sort:
A Delta-Sigma-Based Computing-In-Memory Macro Targeting Edge Computation Conference paper
ZHANG RAN, UN KA FAI, GUO MINGQIANG, QI LIANG, XU DENGKE, ZHAO WEIBING, RUI P. MARTINS, FRANCO MALOBERTI, SIN SAI WENG. A Delta-Sigma-Based Computing-In-Memory Macro Targeting Edge Computation[C]:IEEE, 2024.
Authors:  ZHANG RAN;  UN KA FAI;  GUO MINGQIANG;  QI LIANG;  XU DENGKE; et al.
Favorite | TC[WOS]:0 TC[Scopus]:0 | Submit date：2024/08/19
Machine Learning  Edge Computation  Computing-in-memory  Delta-sigma Converter  Floating Inverter Amplifier  
A Delta-Sigma-Based Computing-In-Memory Macro Targeting Edge Computation Conference paper
Zhang, Ran, Un, Ka Fai, Guo, Mingqiang, Qi, Liang, Xu, Dengke, Zhao, Weibing, Martins, R. P., Maloberti, Franco, Sin, Sai Weng. A Delta-Sigma-Based Computing-In-Memory Macro Targeting Edge Computation[C], 2024.
Authors:  Zhang, Ran;  Un, Ka Fai;  Guo, Mingqiang;  Qi, Liang;  Xu, Dengke; et al.
Favorite | TC[Scopus]:0 | Submit date：2024/08/05
A 10.8-to-37.4 Gb/s Reference-Less FD-Less Single-Loop Quarter-Rate Bang-Bang Clock and Data Recovery Employing Deliberate-Current- Mismatch Wide-Frequency-Acquisition Technique Journal article
Wang,Lin, Chen,Yong, Yang,Chaowei, Zhao,Xiaoteng, Mak,Pui In, Maloberti,Franco, Martins,Rui P.. A 10.8-to-37.4 Gb/s Reference-Less FD-Less Single-Loop Quarter-Rate Bang-Bang Clock and Data Recovery Employing Deliberate-Current- Mismatch Wide-Frequency-Acquisition Technique[J]. IEEE Transactions on Circuits and Systems I: Regular Papers, 2023, 70(7), 2637-2650.
Authors:  Wang,Lin;  Chen,Yong;  Yang,Chaowei;  Zhao,Xiaoteng;  Mak,Pui In; et al.
Favorite | TC[WOS]:1 TC[Scopus]:4  IF:5.2/4.5 | Submit date：2023/08/03
Bang-bang Clock And Data Recovery (Bbcdr)  Wide Capture Range  Single Loop  Frequency Detector (Fd)  Hybrid Control Circuit (Hcc)  Deliberate Current Mismatch  Ring Oscillator (Ro)  R-2r Dac  Positive (Pnc)  Negative (Nnc) And Zero (Znc) Net Current  Cmos  Bang-bang Phase Detector (Bbpd)  
A Hybrid Single-Inductor Bipolar Triple-Output DC–DC Converter With High-Quality Positive Outputs for AMOLED Displays Journal article
Mao, Fangyu, Lu, Yan, Maloberti, Franco, Martins, Rui P.. A Hybrid Single-Inductor Bipolar Triple-Output DC–DC Converter With High-Quality Positive Outputs for AMOLED Displays[J]. IEEE Transactions on Circuits and Systems I: Regular Papers, 2023, 70(1), 506 - 517.
Authors:  Mao, Fangyu;  Lu, Yan;  Maloberti, Franco;  Martins, Rui P.
Favorite | TC[WOS]:5 TC[Scopus]:7  IF:5.2/4.5 | Submit date：2023/01/30
Active Matrix Organic Light Emitting Diodes  Adaptive Deadtime Control  Amoled Display  Bipolar Triple Output  Capacitors  Dc-dc Converter Floating Negative Output  Hybrid Converter  Inductors  Ordered Power Distributive Control  Pulse Skipping  Rails  Regulation  Single-inductor Multiple Output (Simo)  Switches  Topology  
“An Analog Multiplier Controlled Buck-Boost Converter,” 2022 International Symposium on Integrated Circuits and Systems (ISICAS), Bordeaux, France (Virtual) Presentation
报告日期: 2022-10-01
Authors:  Sibo Wen;  Wen-Liang Zeng;  Chi-Seng Lam;  Franco Maloberti;  Rui P. Martins
Favorite |  | Submit date：2023/01/29
An Analog Multiplier Controlled Buck-Boost Converter Journal article
Wen, Sibo, Zeng, Wen Liang, Lam, Chi Seng, Maloberti, Franco, Martins, Rui Paulo. An Analog Multiplier Controlled Buck-Boost Converter[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2022, 69(10), 4173-4177.
Authors:  Wen, Sibo;  Zeng, Wen Liang;  Lam, Chi Seng;  Maloberti, Franco;  Martins, Rui Paulo
Favorite | TC[WOS]:4 TC[Scopus]:4  IF:4.0/3.7 | Submit date：2022/08/05
Analog Multiplier  Boost Mode  Buck Mode  Buck-boost Converter  Lithium Batteries  Logic Circuits  Pulse Width Modulation  Regulation  Switches  Switching Frequency  Switching Loss  
A 2.4-GHz CMOS Differential Class-DE Rectifier with Coupled Inductors Journal article
Hu, Tingxu, Huang, Mo, Lu, Yan, Zhang, Xiu Yin, Maloberti, Franco, Martins, Rui. A 2.4-GHz CMOS Differential Class-DE Rectifier with Coupled Inductors[J]. IEEE Transactions on Power Electronics, 2022, 36(9), 9864-9875.
Authors:  Hu, Tingxu;  Huang, Mo;  Lu, Yan;  Zhang, Xiu Yin;  Maloberti, Franco; et al.
Favorite | TC[WOS]:6 TC[Scopus]:8  IF:6.6/6.9 | Submit date：2021/09/20
Class-de Rectifier  Cmos Differential Rectifier  Coupled Inductors  Radio Frequency (Rf)  Wireless Power Transfer (Wpt)  
A Sub-0.25-pJ/bit 47.6-to-58.8-Gb/s Reference-Less FD-Less Single-Loop PAM-4 Bang-Bang CDR with a Deliberate-Current-Mismatch Frequency Acquisition Technique in 28-nm CMOS Journal article
Xiaoteng Zhao, Yong Chen, Lin Wang, Pui In Mak, Franco Maloberti, Rui P. Martins. A Sub-0.25-pJ/bit 47.6-to-58.8-Gb/s Reference-Less FD-Less Single-Loop PAM-4 Bang-Bang CDR with a Deliberate-Current-Mismatch Frequency Acquisition Technique in 28-nm CMOS[J]. IEEE Journal of Solid-State Circuits, 2022, 57(5), 1358-1371.
Authors:  Xiaoteng Zhao;  Yong Chen;  Lin Wang;  Pui In Mak;  Franco Maloberti; et al.
Favorite | TC[WOS]:10 TC[Scopus]:14  IF:4.6/5.6 | Submit date：2022/05/13
And Zero Net Current (Znc)  Bang-bang Clock And Data Recovery (Bbcdr)  Charge Pump (Cp)  Cmos  Four-level Pulse-amplitude Modulation (Pam)  Frequency Detector (Fd)  Half-rate  Negative Net Current (Nnc)  Positive Net Current (Pnc)  Reference-less  
A 10.8-to-37.4Gb/s Single-Loop Quarter-Rate BBCDR Without External Reference and Separate FD Featuring a Wide-Frequency-Acquisition Scheme Conference paper
Wang, Lin, Chen, Yong, Yang, Chaowei, Zhao, Xiaoteng, Mak, Pui In, Maloberti, Franco, Martins, Rui P.. A 10.8-to-37.4Gb/s Single-Loop Quarter-Rate BBCDR Without External Reference and Separate FD Featuring a Wide-Frequency-Acquisition Scheme[C]:IEEE, 345 E 47TH ST, NEW YORK, NY 10017 USA, 2022.
Authors:  Wang, Lin;  Chen, Yong;  Yang, Chaowei;  Zhao, Xiaoteng;  Mak, Pui In; et al.
Favorite | TC[WOS]:1 TC[Scopus]:1 | Submit date：2023/03/06
Hybrid Control Circuit (Hcc)  Deliberate Current Mismatch  Charge Pump (Cp)  Ring Oscillator (Ro)  R-2r Dac  Positive (Pnc)  Negative (Nnc)  Zero (Znc) Net Current  
A Hybrid Single-Inductor Bipolar-Output DC-DC Converter With Floating Negative Output for AMOLED Displays Journal article
Mao, Fangyu, Lu, Yan, Bonizzoni, Edoardo, Boera, Filippo, Huang, Mo, Maloberti, Franco, Martins, Rui P.. A Hybrid Single-Inductor Bipolar-Output DC-DC Converter With Floating Negative Output for AMOLED Displays[J]. IEEE Journal of Solid-State Circuits, 2021, 56(9), 2760-2769.
Authors:  Mao, Fangyu;  Lu, Yan;  Bonizzoni, Edoardo;  Boera, Filippo;  Huang, Mo; et al.
Favorite | TC[WOS]:14 TC[Scopus]:21  IF:4.6/5.6 | Submit date：2021/09/20
Amoled Display  Bipolar Output  Dual-pmos Inverter  Floating Negative Output  Hybrid Converter  Shunt Regulator  Single-inductor Multiple-output (Simo).