×
验证码:
换一张
Forgotten Password?
Stay signed in
Login With UMPASS
English
|
繁體
Login With UMPASS
Log In
ALL
ORCID
TI
AU
PY
SU
KW
TY
JN
DA
IN
PB
FP
ST
SM
Study Hall
Image search
Paste the image URL
Home
Faculties & Institutes
Scholars
Publications
Subjects
Statistics
News
Search in the results
Faculties & Institutes
Authors
Document Type
Journal article [2]
Date Issued
2019 [1]
2017 [1]
Language
英語English [2]
Source Publication
IEEE TRANSACTION... [1]
IEEE TRANSACTION... [1]
Indexed By
SCIE [2]
Funding Organization
Funding Project
×
Knowledge Map
UM
Start a Submission
Submissions
Unclaimed
Claimed
Attach Fulltext
Bookmarks
Browse/Search Results:
1-2 of 2
Help
Selected(
0
)
Clear
Items/Page:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
Sort:
Select
Issue Date Ascending
Issue Date Descending
Journal Impact Factor Ascending
Journal Impact Factor Descending
WOS Cited Times Ascending
WOS Cited Times Descending
Submit date Ascending
Submit date Descending
Title Ascending
Title Descending
Author Ascending
Author Descending
A Slew Rate Variation Compensated 2 x VDD I/O Buffer Using Deterministic P/N-PVT Variation Detection Method
Journal article
Lee, Tzung-Je, Tsai, Tsung-Yi, Lin, Wei, Chio, U-Fat, Wang, Chua-Chin. A Slew Rate Variation Compensated 2 x VDD I/O Buffer Using Deterministic P/N-PVT Variation Detection Method[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2019, 66(1), 116-120.
Authors:
Lee, Tzung-Je
;
Tsai, Tsung-Yi
;
Lin, Wei
;
Chio, U-Fat
;
Wang, Chua-Chin
Favorite
|
TC[WOS]:
13
TC[Scopus]:
14
IF:
4.0
/
3.7
|
Submit date:2019/01/17
I/o Buffer
Mixed-voltage Tolerant
Pvt Variation
Leakage
Slew Rate Compensation
A Dynamic Leakage and Slew Rate Compensation Circuit for 40-nm CMOS Mixed-Voltage Output Buffer
Journal article
Lee, Tzung-Je, Tsai, Tsung-Yi, Lin, Wei, Chio, U-Fat, Wang, Chua-Chin. A Dynamic Leakage and Slew Rate Compensation Circuit for 40-nm CMOS Mixed-Voltage Output Buffer[J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25(11), 3166-3174.
Authors:
Lee, Tzung-Je
;
Tsai, Tsung-Yi
;
Lin, Wei
;
Chio, U-Fat
;
Wang, Chua-Chin
Favorite
|
TC[WOS]:
7
TC[Scopus]:
8
IF:
2.8
/
2.8
|
Submit date:2018/10/30
Dynamic Leakage Reduction
I/o Buffer
Mixed-voltage Tolerant
Process-voltage-temperature (Pvt) Variation
Slew Rate Compensation