×
验证码:
换一张
Forgotten Password?
Stay signed in
Login With UMPASS
English
|
繁體
Login With UMPASS
Log In
ALL
ORCID
TI
AU
PY
SU
KW
TY
JN
DA
IN
PB
FP
ST
SM
Study Hall
Image search
Paste the image URL
Home
Faculties & Institutes
Scholars
Publications
Subjects
Statistics
News
Search in the results
Faculties & Institutes
Faculty of Scien... [4]
THE STATE KEY LA... [3]
INSTITUTE OF MIC... [3]
Authors
HUANG MO [3]
SIN SAI WENG [1]
Document Type
Journal article [4]
Date Issued
2024 [2]
2022 [1]
2021 [1]
Language
英語English [4]
Source Publication
IEEE Transaction... [3]
IEEE Journal of ... [1]
Indexed By
SCIE [4]
Funding Organization
Funding Project
×
Knowledge Map
UM
Start a Submission
Submissions
Unclaimed
Claimed
Attach Fulltext
Bookmarks
Browse/Search Results:
1-4 of 4
Help
Selected(
0
)
Clear
Items/Page:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
Sort:
Select
Issue Date Ascending
Issue Date Descending
Journal Impact Factor Ascending
Journal Impact Factor Descending
WOS Cited Times Ascending
WOS Cited Times Descending
Submit date Ascending
Submit date Descending
Title Ascending
Title Descending
Author Ascending
Author Descending
A 521pW, 0.016%/V Line Sensitivity Self-Biased CMOS Voltage Reference With DIBL Effect Compensation Using Adaptive VGS Control
Journal article
Yu, Kai, Yang, Shangru, Li, Sizhen, Huang, Mo. A 521pW, 0.016%/V Line Sensitivity Self-Biased CMOS Voltage Reference With DIBL Effect Compensation Using Adaptive VGS Control[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2024, 71(4), 1754-1758.
Authors:
Yu, Kai
;
Yang, Shangru
;
Li, Sizhen
;
Huang, Mo
Favorite
|
TC[WOS]:
1
TC[Scopus]:
1
IF:
4.0
/
3.7
|
Submit date:2024/05/02
Cmos Voltage Reference
Dibl Effect Compensation
Line Sensitivity
Power Supply Rejection Ratio
Self-biased
Ultra-low Power
A 0.011%/V LS and −76-dB PSRR Self-Biased CMOS Voltage Reference With Quasi Self-Cascode Current Mirror
Journal article
Yu, Kai, Chen, Jiyang, Li, Sizhen, Huang, Mo. A 0.011%/V LS and −76-dB PSRR Self-Biased CMOS Voltage Reference With Quasi Self-Cascode Current Mirror[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2024, 71(3), 1052-1056.
Authors:
Yu, Kai
;
Chen, Jiyang
;
Li, Sizhen
;
Huang, Mo
Favorite
|
TC[WOS]:
0
TC[Scopus]:
0
IF:
4.0
/
3.7
|
Submit date:2024/02/22
Cmos Voltage Reference
Line Sensitivity
Power Supply Rejection Ratio
Quasi Self-cascode Current Mirror
Self-biased
A 23-pW NMOS-Only Voltage Reference with Optimum Body Selection for Process Compensation
Journal article
Kai Yu, Yangrun Zhou, Sizhen Li, Mo Huang. A 23-pW NMOS-Only Voltage Reference with Optimum Body Selection for Process Compensation[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2022, 69(11), 4213-4217.
Authors:
Kai Yu
;
Yangrun Zhou
;
Sizhen Li
;
Mo Huang
Favorite
|
TC[WOS]:
9
TC[Scopus]:
15
IF:
4.0
/
3.7
|
Submit date:2022/08/05
Fitting
Logic Gates
Mosfet
Nmos-only Voltage Reference
Optimum Body Selection
Power Demand
Process Compensation
Threshold Voltage
Transistors
Ultra-low-power
Voltage Measurement
Design of Fast Transient Response Voltage-Mode Buck Converter with Hybrid Feedforward and Feedback Technique
Journal article
Li, Sizhen, Yu, Kai, Zhang, Gary, Sin, Sai Weng, Zou, Xuecheng, Zou, Qiming. Design of Fast Transient Response Voltage-Mode Buck Converter with Hybrid Feedforward and Feedback Technique[J]. IEEE Journal of Emerging and Selected Topics in Power Electronics, 2021, 9(1), 780-790.
Authors:
Li, Sizhen
;
Yu, Kai
;
Zhang, Gary
;
Sin, Sai Weng
;
Zou, Xuecheng
; et al.
Favorite
|
TC[WOS]:
13
TC[Scopus]:
18
IF:
4.6
/
5.3
|
Submit date:2021/12/07
Fast Transient Response
Hybrid Feedforward And Feedback Technique (Hfft)
On-chip Proportional-integral-differential (Pid) Compensation
Voltage-mode (Vm) Buck Converter