×
验证码:
换一张
Forgotten Password?
Stay signed in
Login With UMPASS
English
|
繁體
Login With UMPASS
Log In
ALL
ORCID
TI
AU
PY
SU
KW
TY
JN
DA
IN
PB
FP
ST
SM
Study Hall
Image search
Paste the image URL
Home
Faculties & Institutes
Scholars
Publications
Subjects
Statistics
News
Search in the results
Faculties & Institutes
Faculty of Scien... [5]
INSTITUTE OF MIC... [3]
THE STATE KEY LA... [2]
Authors
SIN SAI WENG [6]
RUI PAULO DA SIL... [4]
ZHU YAN [1]
CHAN CHI HANG [1]
Document Type
Journal article [3]
Conference paper [2]
Book chapter [1]
Date Issued
2024 [1]
2023 [1]
2022 [2]
2019 [2]
Language
英語English [6]
Source Publication
Analog Circuits ... [1]
Digest of Techni... [1]
IEEE Journal of ... [1]
IEEE TRANSACTION... [1]
IEEE Transaction... [1]
Proceedings of 2... [1]
More...
Indexed By
SCIE [3]
CPCI-S [2]
EI [2]
Funding Organization
Funding Project
×
Knowledge Map
UM
Start a Submission
Submissions
Unclaimed
Claimed
Attach Fulltext
Bookmarks
Browse/Search Results:
1-6 of 6
Help
Selected(
0
)
Clear
Items/Page:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
Sort:
Select
Issue Date Ascending
Issue Date Descending
Journal Impact Factor Ascending
Journal Impact Factor Descending
WOS Cited Times Ascending
WOS Cited Times Descending
Submit date Ascending
Submit date Descending
Title Ascending
Title Descending
Author Ascending
Author Descending
A 15MHz-BW 82.7dB-SNDR 98.8dB-SFDR Pipelined MASH 2-2 CT DSM in 65nm CMOS
Conference paper
Qin, Xinyu, Jin, Yichen, Wang, Guoxing, Sin, Sai Weng, Ortmanns, Maurits, Lian, Yong, Qi, Liang. A 15MHz-BW 82.7dB-SNDR 98.8dB-SFDR Pipelined MASH 2-2 CT DSM in 65nm CMOS[C]:Institute of Electrical and Electronics Engineers Inc., 2024, 199537.
Authors:
Qin, Xinyu
;
Jin, Yichen
;
Wang, Guoxing
;
Sin, Sai Weng
;
Ortmanns, Maurits
; et al.
Favorite
|
TC[WOS]:
0
TC[Scopus]:
1
|
Submit date:2024/06/05
High-Performance Oversampling ADCs
Book chapter
出自: Analog Circuits and Signal Processing, Switzerland:Springer, 2023, 页码:181-218
Authors:
Chi-Hang Chan
;
Yan Zhu
;
Liang Qi
;
Sai Weng Sin
;
Maurits Ortmanns
; et al.
Favorite
|
TC[Scopus]:
0
|
Submit date:2023/08/03
Analog-to-digital Converter (Adc)
Cmos
Continuous-time Dsm (Ct Dsm)
Delta-sigma Modulator (Dsm)
Noise Shaping (Ns)
Oversampling
Pipeline Sar Adc
Successive Approximation Register (Sar)
On the Synthesis of Continuous-Time Sturdy MASH Delta-Sigma Modulators
Journal article
Jingying Zhang, Sai-Weng Sin, Yan Liu, Fan Ye, Guoxing Wang, Maurits Ortmanns, Liang Qi. On the Synthesis of Continuous-Time Sturdy MASH Delta-Sigma Modulators[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2022, 70(2), 356-360.
Authors:
Jingying Zhang
;
Sai-Weng Sin
;
Yan Liu
;
Fan Ye
;
Guoxing Wang
; et al.
Favorite
|
TC[WOS]:
1
TC[Scopus]:
1
IF:
4.0
/
3.7
|
Submit date:2023/01/30
Delta-sigma Modulator (Dsm)
Continuous-time (Ct)
Sturdy Multi-stage Noise-shaping (Smash)
Excess Loop Delay (Eld)
Loop-filter Connection
Wideband Continuous-time MASH Delta-Sigma Modulators: A Tutorial Review
Journal article
Qi, Liang, Liu, Yuekai, Sin, Sai Weng, Xing, Xinpeng, Wang, Guoxing, Ortmanns, Maurits, Martins, Rui P.. Wideband Continuous-time MASH Delta-Sigma Modulators: A Tutorial Review[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2022, 69(6), 2623-2628.
Authors:
Qi, Liang
;
Liu, Yuekai
;
Sin, Sai Weng
;
Xing, Xinpeng
;
Wang, Guoxing
; et al.
Favorite
|
TC[WOS]:
12
TC[Scopus]:
12
IF:
4.0
/
3.7
|
Submit date:2022/05/17
Delta-sigma Modulator (Dsm)
Continuoustime (Ct)
Multi-stage Noise-shaping (Mash)
Sturdy Mash
Quantization Noise (Qn)
Qn Leakage
Qn Extraction
A 76.6-dB-SNDR 50-MHz-BW 29.2-mW Multi-Bit CT Sturdy MASH with DAC Non-Linearity Tolerance
Journal article
Qi,Liang, Jain,Ankesh, Jiang,Dongyang, Sin,Sai Weng, Martins,Rui P., Ortmanns,Maurits. A 76.6-dB-SNDR 50-MHz-BW 29.2-mW Multi-Bit CT Sturdy MASH with DAC Non-Linearity Tolerance[J]. IEEE Journal of Solid-State Circuits, 2019, 55(2), 344-355.
Authors:
Qi,Liang
;
Jain,Ankesh
;
Jiang,Dongyang
;
Sin,Sai Weng
;
Martins,Rui P.
; et al.
Favorite
|
TC[WOS]:
54
TC[Scopus]:
48
IF:
4.6
/
5.6
|
Submit date:2021/03/09
Analog-to-digital Converter (Adc)
Continuous Time (Ct)
Digital-to-analog Converter (Dac) Linearization
Excess Loop Delay (Eld) Compensation
Filter
Finite-impulse Response (Fir)
Multibit Quantization
Noise Coupling (Nc)
Sturdy Multistage Noise-shaping (Smash)
Successive-approximation Register (Sar)
20.5 A 76.6dB-SNDR 50MHz-BW 29.2mW Noise-Coupling-Assisted CT Sturdy MASH ΔΣ Modulator with 1.5b/4b Quantizers in 28nm CMOS
Conference paper
Qi,Liang, Jain,Ankesh, Jiang,Dongyang, Sin,Sai Weng, Martins,Rui P., Ortmanns,Maurits. 20.5 A 76.6dB-SNDR 50MHz-BW 29.2mW Noise-Coupling-Assisted CT Sturdy MASH ΔΣ Modulator with 1.5b/4b Quantizers in 28nm CMOS[C], IEEE, 345 E 47TH ST, NEW YORK, NY 10017 USA:IEEE, 2019, 336-338.
Authors:
Qi,Liang
;
Jain,Ankesh
;
Jiang,Dongyang
;
Sin,Sai Weng
;
Martins,Rui P.
; et al.
Favorite
|
TC[WOS]:
10
TC[Scopus]:
15
|
Submit date:2021/03/09