English | 繁體

Search in the results

UM

Browse/Search Results:  1-10 of 10 Help

Selected(0)Clear Items/Page:    Sort:
A 0.4-V 8400-μm2 Voltage Reference in 65-nm CMOS Exploiting Well-Proximity Effect Journal article
Che, Chengyu, Lei, Ka Meng, Martins, Rui P., Mak, Pui In. A 0.4-V 8400-μm2 Voltage Reference in 65-nm CMOS Exploiting Well-Proximity Effect[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2023, 70(10), 3822-3826.
Authors:  Che, Chengyu;  Lei, Ka Meng;  Martins, Rui P.;  Mak, Pui In
Favorite | TC[WOS]:2 TC[Scopus]:4  IF:4.0/3.7 | Submit date：2023/11/01
Analog Circuit  Deep-submicron Cmos  Layout-dependent Effect (Lde)  Ultra-low-voltage  Voltage Reference  Well-proximity Effect (Wpe)  
Design Trends and Perspectives of Digital Low Dropout Voltage Regulators for Low Voltage Mobile Applications: A Review Journal article
Lai, Li Fang, Ramiah, Harikrishnan, Tan, Yee Chyan, Lai, Nai Shyan, Lim, Chee Cheow, Chen, Yong, Mak, Pui In, Martins, Rui P.. Design Trends and Perspectives of Digital Low Dropout Voltage Regulators for Low Voltage Mobile Applications: A Review[J]. IEEE Access, 2023, 11, 85237-85258.
Authors:  Lai, Li Fang;  Ramiah, Harikrishnan;  Tan, Yee Chyan;  Lai, Nai Shyan;  Lim, Chee Cheow; et al.
Favorite | TC[WOS]:5 TC[Scopus]:6  IF:3.4/3.7 | Submit date：2024/02/23
Analog-assisted  Asynchronous  Cmos Process  Digital Low-dropout (Dldo) Regulators  Event-driven  Hybrid  Power Management Integrated Circuit (Pmic)  Self-clocked  Synchronous  System-on-chip (Soc)  
A Digital Readout Integrated Circuit Based on Pixel-Level ADC Incorporating On-Chip Image Algorithm Calibration for IRFPA Journal article
Yan Zeng, Shiheng Yang, Yueduo Liu, Rongxin Bao, Zihao Zhu, Jiahui Lin, Xiong Zhou, Yong Chen, Jun Yin, Pui-In Mak, Qiang Li. A Digital Readout Integrated Circuit Based on Pixel-Level ADC Incorporating On-Chip Image Algorithm Calibration for IRFPA[J]. IEEE Sensors Journal, 2023, 23(18), 21747-21756.
Authors:  Yan Zeng;  Shiheng Yang;  Yueduo Liu;  Rongxin Bao;  Zihao Zhu; et al.
Favorite | TC[WOS]:2 TC[Scopus]:2  IF:4.3/4.2 | Submit date：2023/10/10
Background Subtraction  Bad Pixel Compensation  Digital Readout Integrated Circuit (Droic)  Image Algorithm  Infrared Focal Plane Arrays (Irfpas)  Nonuniformity Correction  Pixel Analog-to-digital Converter (Adc)  
A 6-to-38Gb/s capture-range bang-bang clock and data recovery circuit with deliberate-current-mismatch frequency detection and interpolation-based multiphase clock generation Journal article
Wang, Lin, Chen, Yong, Yang, Chaowei, Zhou, Xionghui, Han, Mei, Stefano, Crovetti Paolo, Mak, Pui In, Martins, Rui P.. A 6-to-38Gb/s capture-range bang-bang clock and data recovery circuit with deliberate-current-mismatch frequency detection and interpolation-based multiphase clock generation[J]. International Journal of Circuit Theory and Applications, 2023, 51(5), 1988-2015.
Authors:  Wang, Lin;  Chen, Yong;  Yang, Chaowei;  Zhou, Xionghui;  Han, Mei; et al.
Favorite | TC[WOS]:1 TC[Scopus]:2  IF:1.8/1.7 | Submit date：2023/06/05
Bang-bang Clock And Data Recovery (Bbcdr)  Current Mismatch  Frequency Detector (Fd)  Hybrid Control Circuit (Hcc)  Phase Interpolator (Pi)  R-2r Digital-to-analog Converter (Dac)  Ring Oscillator (Ro)  Switched-capacitor (Sc) Array  Wide Capture Range  
A 240 µW 17 bit ENOB ∆Σ modulator using 2nd-order noise-shaped integrating quantizer Journal article
Wang, Kunyu, Xu, Wenjing, Zhang, Chengbin, Law, Man Kay, Zhou, Li, Chen, Ming, Chen, Jie. A 240 µW 17 bit ENOB ∆Σ modulator using 2nd-order noise-shaped integrating quantizer[J]. IEICE Electronics Express, 2022, 19(5), 1-6.
Authors:  Wang, Kunyu;  Xu, Wenjing;  Zhang, Chengbin;  Law, Man Kay;  Zhou, Li; et al.
Favorite | TC[WOS]:1 TC[Scopus]:0  IF:0.8/0.7 | Submit date：2022/05/13
Analog-to-digital Conversion  Noise Enhancement Circuit  Noise-shaping Quantizer  ∆σ Modulator  
A Readout Circuit for Tactile Sensor with Crosstalk Suppression and Non-Uniformity Compensation Conference paper
Li, Yao, Zhao, Yiqiang, Ye, Mao, Chen, Yong. A Readout Circuit for Tactile Sensor with Crosstalk Suppression and Non-Uniformity Compensation[C], IEEE, 345 E 47TH ST, NEW YORK, NY 10017 USA:IEEE, 2021, 181-184.
Authors:  Li, Yao;  Zhao, Yiqiang;  Ye, Mao;  Chen, Yong
Favorite | TC[WOS]:1 TC[Scopus]:0 | Submit date：2022/05/13
Cmos  Correlated Double Sampling (Cds)  Crosstalk Suppression  Non-uniformity Compensation  Readout Circuit  Serial Peripheral Interface (Spi)  Successive-approximation-register (Sar) Analog-to-digital Converter (Adc)  Tactile Sensor  
CMOS Integrated Circuit Design for Wireless Power Transfer Book
Lu, Yan, Ki, Wing-Hung. CMOS Integrated Circuit Design for Wireless Power Transfer[M]. Singapore:Springer, Singapore, 2018.
Authors:  Lu, Yan;  Ki, Wing-Hung
Favorite | TC[WOS]:21 TC[Scopus]:0 | Submit date：2019/04/03
Wireless Power Transfer (Wpt)  Dc-dc  Linear Regulator  Low Dropout Regulator (Ldo)  Power Amplifier  Cmos Integrated Circuit  Analog Integrated Circuit  Power Management Integrated Circuit  Power Converter  Rectifier  Ac-dc  Voltage Regulator  
Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS Book
Zhicheng Lin, Pui-In Mak (Elvis), Rui Paulo Martins. Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS[M]. Switzerland:Springer International Publishing, 2016, 119.
Authors:  Zhicheng Lin;  Pui-In Mak (Elvis);  Rui Paulo Martins
Favorite | TC[WOS]:3 TC[Scopus]:3 | Submit date：2019/02/27
Analog Circuits And Signal Processing  Internet Of Things  Ultra-low-power Wireless Receivers  Ultra-low-power Rf Circuit Design  Wireless Receivers In Nanoscale Cmos  Zigbee  
Analog Baseband Architectures and Circuits for Multistandard and Low-Voltage Wireless Transceivers Book
Pui-In Mak, Seng-Pan U, Rui Paulo Martins. Analog Baseband Architectures and Circuits for Multistandard and Low-Voltage Wireless Transceivers[M]. Dordrecht:Springer, 2007, 194.
Authors:  Pui-In Mak;  Seng-Pan U;  Rui Paulo Martins
Favorite | TC[WOS]:0  | Submit date：2019/02/27
Cmos  Integrated Circuit  Multistandard  Cmos Analog Integrated Circuits  Filter  Low Voltage  Wireless Transceiver  
Design of Very High-Frequency Multirate Switched-Capacitor Circuits – Extending the Boundaries Of CMOS Analog Front-End Filtering Book
U Seng Pan, Martins Rui Paulo, Epifanio da Franca Jose de Albuquerque. Design of Very High-Frequency Multirate Switched-Capacitor Circuits – Extending the Boundaries Of CMOS Analog Front-End Filtering[M]. US:Springer US, 2006, 250.
Authors:  U Seng Pan;  Martins Rui Paulo;  Epifanio da Franca Jose de Albuquerque
Favorite | TC[Scopus]:0 | Submit date：2019/02/26
Cmos  Cmos Analog Integrated Circuit  Filter  Front-end Filtering  Gain & Offset Compensation  High-frequency  Multirate Signal Processing  Secs  Switched-capacitor  The Kluwer International Series In engIneerIng And Computer  Timing-mismatch And Jitter  Calculus  Consumption  Integrated Circuit