×
验证码:
换一张
Forgotten Password?
Stay signed in
Login With UMPASS
English
|
繁體
Login With UMPASS
Log In
ALL
ORCID
TI
AU
PY
SU
KW
TY
JN
DA
IN
PB
FP
ST
SM
Study Hall
Image search
Paste the image URL
Home
Faculties & Institutes
Scholars
Publications
Subjects
Statistics
News
Search in the results
Faculties & Institutes
THE STATE KEY LA... [3]
Faculty of Scien... [3]
Authors
RUI PAULO DA SIL... [2]
MAK PUI IN [1]
YIN JUN [1]
Document Type
Journal article [3]
Date Issued
2021 [3]
Language
英語English [3]
Source Publication
IEEE TRANSACTION... [3]
Indexed By
CPCI-S [3]
SCIE [3]
Funding Organization
Funding Project
A PVT-Robust Low... [1]
Low-Phase-Noise ... [1]
×
Knowledge Map
UM
Start a Submission
Submissions
Unclaimed
Claimed
Attach Fulltext
Bookmarks
Browse/Search Results:
1-3 of 3
Help
Selected(
0
)
Clear
Items/Page:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
Sort:
Select
Issue Date Ascending
Issue Date Descending
Journal Impact Factor Ascending
Journal Impact Factor Descending
WOS Cited Times Ascending
WOS Cited Times Descending
Submit date Ascending
Submit date Descending
Title Ascending
Title Descending
Author Ascending
Author Descending
A 600-µm2 Ring-VCO-Based Hybrid PLL Using a 30-μW Charge-Sharing Integrator in 28-nm CMOS
Journal article
Yang, Shiheng, Yin, Jun, Xu, Tailong, Yi, Taimo, Mak, Pui-In, Li, Qiang, Martins, Rui P.. A 600-µm2 Ring-VCO-Based Hybrid PLL Using a 30-μW Charge-Sharing Integrator in 28-nm CMOS[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2021, 68(9), 3108 - 3112.
Authors:
Yang, Shiheng
;
Yin, Jun
;
Xu, Tailong
;
Yi, Taimo
;
Mak, Pui-In
; et al.
Favorite
|
TC[WOS]:
6
TC[Scopus]:
7
IF:
4.0
/
3.7
|
Submit date:2022/01/25
Area
Analog Phase-locked Loop (Pll)
Cmos
Charge-sharing Integrator
Digital Pll
Hybrid Pll
Integrator
Integer-n
Jitter
Ring Oscillator
Ultra-low Power
A 600-μm² Ring-VCO-Based Hybrid PLL Using a 30-μW Charge-Sharing Integrator in 28-nm CMOS
Journal article
Yang, Shiheng, Yin, Jun, Xu, Tailong, Yi, Taimo, Mak, Pui In, Li, Qiang, Martins, Rui P.. A 600-μm² Ring-VCO-Based Hybrid PLL Using a 30-μW Charge-Sharing Integrator in 28-nm CMOS[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2021, 68(9), 3108-3112.
Authors:
Yang, Shiheng
;
Yin, Jun
;
Xu, Tailong
;
Yi, Taimo
;
Mak, Pui In
; et al.
Favorite
|
TC[WOS]:
6
TC[Scopus]:
7
IF:
4.0
/
3.7
|
Submit date:2021/09/20
Analog Phase-locked Loop (Pll)
Area
Charge-sharing Integrator
Cmos
Digital Pll
Hybrid Pll
Integer-n
Integrator
Jitter
Ring Oscillator
Ultra-low Power
A 600-µm2 Ring-VCO-Based Type-II Hybrid PLL Using a 30-μW Charge-Sharing Integrator in 28-nm CMOS
Journal article
Yang, Shiheng, Yin, Jun, Xu, Tailong, Yi, Taimo, Mak, Pui-In, Li, Qiang, Martins, Rui P.. A 600-µm2 Ring-VCO-Based Type-II Hybrid PLL Using a 30-μW Charge-Sharing Integrator in 28-nm CMOS[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2021, 68(9), 3108-3112.
Authors:
Yang, Shiheng
;
Yin, Jun
;
Xu, Tailong
;
Yi, Taimo
;
Mak, Pui-In
; et al.
Favorite
|
TC[WOS]:
6
TC[Scopus]:
7
IF:
4.0
/
3.7
|
Submit date:2022/08/19
Area
Analog Phase-locked Loop (Pll)
Cmos
Charge-sharing Integrator
Digital Pll
Hybrid Pll
Integrator
Integer-n
Jitter
Ring Oscillator
Ultra-low Power