×
验证码:
换一张
Forgotten Password?
Stay signed in
Login With UMPASS
English
|
繁體
Login With UMPASS
Log In
ALL
ORCID
TI
AU
PY
SU
KW
TY
JN
DA
IN
PB
FP
ST
SM
Study Hall
Image search
Paste the image URL
Home
Faculties & Institutes
Scholars
Publications
Subjects
Statistics
News
Search in the results
Faculties & Institutes
THE STATE KEY LA... [5]
Faculty of Scien... [5]
INSTITUTE OF MIC... [3]
Authors
RUI PAULO DA SIL... [3]
MAK PUI IN [3]
LAW MAN KAY [2]
JIANG YANG [2]
CHEN YONG [1]
YIN JUN [1]
More...
Document Type
Journal article [5]
Conference paper [1]
Date Issued
2023 [1]
2022 [1]
2021 [3]
2019 [1]
Language
英語English [6]
Source Publication
IEEE TRANSACTION... [3]
IEEE JOURNAL OF ... [1]
IEEE Journal of ... [1]
Proceedings of t... [1]
Indexed By
SCIE [5]
CPCI-S [4]
Funding Organization
Funding Project
A PVT-Robust Low... [1]
Low-Phase-Noise ... [1]
×
Knowledge Map
UM
Start a Submission
Submissions
Unclaimed
Claimed
Attach Fulltext
Bookmarks
Browse/Search Results:
1-6 of 6
Help
Selected(
0
)
Clear
Items/Page:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
Sort:
Select
Issue Date Ascending
Issue Date Descending
Journal Impact Factor Ascending
Journal Impact Factor Descending
WOS Cited Times Ascending
WOS Cited Times Descending
Submit date Ascending
Submit date Descending
Title Ascending
Title Descending
Author Ascending
Author Descending
A 0.0035-mm20.42-pJ/bit 8-32-Gb/s Reference-Less CDR Incorporating Adaptively-Biased ChargeSharing Integrator, Alexander PFD, and 1-Tap DFE
Conference paper
Zhang, Zhaoyu, Zhang, Zhao, Chen, Yong, Wang, Guoqing, Shen, Xinyu, Qi, Nan, Li, Guike, Yu, Shuangming, Liu, Jian, Wu, Nanjian, Liu, Liyuan. A 0.0035-mm20.42-pJ/bit 8-32-Gb/s Reference-Less CDR Incorporating Adaptively-Biased ChargeSharing Integrator, Alexander PFD, and 1-Tap DFE[C], New York, USA:IEEE, 2023, 177-180.
Authors:
Zhang, Zhaoyu
;
Zhang, Zhao
;
Chen, Yong
;
Wang, Guoqing
;
Shen, Xinyu
; et al.
Favorite
|
TC[WOS]:
0
TC[Scopus]:
1
|
Submit date:2024/02/22
Charge Sharing Integrator
Clock And Data Recovery (Cdr)
Cmos
Continuous-rate
Reference-less
Arithmetic Progression Switched-Capacitor DC-DC Converter Topology With Soft VCR Transitions and Quasi-Symmetric Two-Phase Charge Delivery
Journal article
Yang Jiang, Man Kay Law, Pui In Mak, Rui P. Martins. Arithmetic Progression Switched-Capacitor DC-DC Converter Topology With Soft VCR Transitions and Quasi-Symmetric Two-Phase Charge Delivery[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2022, 57(10), 2919-2933.
Authors:
Yang Jiang
;
Man Kay Law
;
Pui In Mak
;
Rui P. Martins
Favorite
|
TC[WOS]:
6
TC[Scopus]:
7
IF:
4.6
/
5.6
|
Submit date:2022/05/17
Bootstrapping Driver
Capacitors
Charge Sharing
Dc-dc Converter
Reconfigurable
Soft Transition
Steady-state
Switched-capacitor (Sc)
Switches
Topology
Topology
Video Recording
Voltage
Voltage Control
Voltage Conversion Ratio (Vcr).
A 600-µm2 Ring-VCO-Based Hybrid PLL Using a 30-μW Charge-Sharing Integrator in 28-nm CMOS
Journal article
Yang, Shiheng, Yin, Jun, Xu, Tailong, Yi, Taimo, Mak, Pui-In, Li, Qiang, Martins, Rui P.. A 600-µm2 Ring-VCO-Based Hybrid PLL Using a 30-μW Charge-Sharing Integrator in 28-nm CMOS[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2021, 68(9), 3108 - 3112.
Authors:
Yang, Shiheng
;
Yin, Jun
;
Xu, Tailong
;
Yi, Taimo
;
Mak, Pui-In
; et al.
Favorite
|
TC[WOS]:
6
TC[Scopus]:
7
IF:
4.0
/
3.7
|
Submit date:2022/01/25
Area
Analog Phase-locked Loop (Pll)
Cmos
Charge-sharing Integrator
Digital Pll
Hybrid Pll
Integrator
Integer-n
Jitter
Ring Oscillator
Ultra-low Power
A 600-μm² Ring-VCO-Based Hybrid PLL Using a 30-μW Charge-Sharing Integrator in 28-nm CMOS
Journal article
Yang, Shiheng, Yin, Jun, Xu, Tailong, Yi, Taimo, Mak, Pui In, Li, Qiang, Martins, Rui P.. A 600-μm² Ring-VCO-Based Hybrid PLL Using a 30-μW Charge-Sharing Integrator in 28-nm CMOS[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2021, 68(9), 3108-3112.
Authors:
Yang, Shiheng
;
Yin, Jun
;
Xu, Tailong
;
Yi, Taimo
;
Mak, Pui In
; et al.
Favorite
|
TC[WOS]:
6
TC[Scopus]:
7
IF:
4.0
/
3.7
|
Submit date:2021/09/20
Analog Phase-locked Loop (Pll)
Area
Charge-sharing Integrator
Cmos
Digital Pll
Hybrid Pll
Integer-n
Integrator
Jitter
Ring Oscillator
Ultra-low Power
A 600-µm2 Ring-VCO-Based Type-II Hybrid PLL Using a 30-μW Charge-Sharing Integrator in 28-nm CMOS
Journal article
Yang, Shiheng, Yin, Jun, Xu, Tailong, Yi, Taimo, Mak, Pui-In, Li, Qiang, Martins, Rui P.. A 600-µm2 Ring-VCO-Based Type-II Hybrid PLL Using a 30-μW Charge-Sharing Integrator in 28-nm CMOS[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2021, 68(9), 3108-3112.
Authors:
Yang, Shiheng
;
Yin, Jun
;
Xu, Tailong
;
Yi, Taimo
;
Mak, Pui-In
; et al.
Favorite
|
TC[WOS]:
6
TC[Scopus]:
7
IF:
4.0
/
3.7
|
Submit date:2022/08/19
Area
Analog Phase-locked Loop (Pll)
Cmos
Charge-sharing Integrator
Digital Pll
Hybrid Pll
Integrator
Integer-n
Jitter
Ring Oscillator
Ultra-low Power
Algebraic Series-Parallel-Based Switched-Capacitor DC-DC Boost Converter with Wide Input Voltage Range and Enhanced Power Density
Journal article
Jiang,Yang, Law,Man Kay, Chen,Zhiyuan, Mak,Pui In, Martins,Rui P.. Algebraic Series-Parallel-Based Switched-Capacitor DC-DC Boost Converter with Wide Input Voltage Range and Enhanced Power Density[J]. IEEE Journal of Solid-State Circuits, 2019, 54(11), 3118-3134.
Authors:
Jiang,Yang
;
Law,Man Kay
;
Chen,Zhiyuan
;
Mak,Pui In
;
Martins,Rui P.
Favorite
|
TC[WOS]:
25
TC[Scopus]:
32
IF:
4.6
/
5.6
|
Submit date:2021/03/09
Algebraic
Boost Converter
Charge Sharing Loss
Dc-dc
Parasitic Loss
Power Density
Rational
Series-parallel (Sp)
Switched-capacitor (Sc)
Voltage Conversion Ratio (Vcr)