English | 繁體

Search in the results

UM

Browse/Search Results:  1-4 of 4 Help

Selected(0)Clear Items/Page:    Sort:
A 13-Bit ENOB Third-Order Noise-Shaping SAR ADC Employing Hybrid Error Control Structure and LMS-Based Foreground Digital Calibration Journal article
Zhang, Qihui, Ning, Ning, Zhang, Zhong, Li, Jing, Wu, Kejun, Chen, Yong, Yu, Qi. A 13-Bit ENOB Third-Order Noise-Shaping SAR ADC Employing Hybrid Error Control Structure and LMS-Based Foreground Digital Calibration[J]. IEEE Journal of Solid-State Circuits, 2022, 57(7), 2181-2195.
Authors:  Zhang, Qihui;  Ning, Ning;  Zhang, Zhong;  Li, Jing;  Wu, Kejun; et al.
Favorite | TC[WOS]:22 TC[Scopus]:24  IF:4.6/5.6 | Submit date：2022/05/17
Analog-to-digital Converter (Adc)  Calibration  Capacitors  Delays  Dither-based Digital Calibration  Finite Impulse Response Filters  Hybrid Error Control Structure  Noise Shaping  Noise Shaping (Ns)  Quantization (Signal)  Successive Approximation Register (Sar).  Topology  
A Time-Interleaved 2nd-Order ΔΣ Modulator Achieving 5-MHz Bandwidth and 86.1-dB SNDR Using Digital Feed-Forward Extrapolation Journal article
Jiang, Dongyang, Qi, Liang, Sin, Sai Weng, Maloberti, Franco, Martins, Rui P.. A Time-Interleaved 2nd-Order ΔΣ Modulator Achieving 5-MHz Bandwidth and 86.1-dB SNDR Using Digital Feed-Forward Extrapolation[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2021, 56(8), 2375-2387.
Authors:  Jiang, Dongyang;  Qi, Liang;  Sin, Sai Weng;  Maloberti, Franco;  Martins, Rui P.
Favorite | TC[WOS]:13 TC[Scopus]:14  IF:4.6/5.6 | Submit date：2021/09/20
Analog-to-digital Converter (Adc)  Data Weighting Average (Dwa)  Delta-sigma Modulator (Dsm)  Digital Bank Filters  Digital-to-analog Converter (Dac)  Discrete-time (Dt)  Dithering  Dynamic Element Matching (Dem)  Extrapolation  Noise-coupling  Time-domain Analysis  Time-interleaved (Ti)  
A 2.5-V 57-MHz 15-tap SC bandpass interpolating filter with 320-MS/s output for DDFS system in 0.35-μm CMOS Journal article
U S.-P., Martins R.P., Franca J.E.. A 2.5-V 57-MHz 15-tap SC bandpass interpolating filter with 320-MS/s output for DDFS system in 0.35-μm CMOS[J]. IEEE Journal of Solid-State Circuits, 2004, 39(1), 87-99.
Authors:  U S.-P.;  Martins R.P.;  Franca J.E.
Favorite | TC[WOS]:2 TC[Scopus]:16  IF:4.6/5.6 | Submit date：2019/02/11
Autozeroing  Bandpass  Cmos Analog Integrated Circuits  Direct-digital Synthesis  Filters  Frequency-translated Filtering  Interpolation  Multirate Signal Processing  Sampled Data Circuits  Signal Sampling/reconstruction  Switched-capacitor Filters  
Switched-capacitor interpolators without the input sample-and-hold filtering effect Journal article
Seng Pan U., Martins R.P., Franca J.E.. Switched-capacitor interpolators without the input sample-and-hold filtering effect[J]. Electronics Letters, 1996, 32(10), 879-881.
Authors:  Seng Pan U.;  Martins R.P.;  Franca J.E.
Favorite | TC[WOS]:2 TC[Scopus]:4  IF:0.7/0.9 | Submit date：2019/02/11
Digital Filters  Signal Processing  Switched Capacitor Filters