×
验证码:
换一张
Forgotten Password?
Stay signed in
Login With UMPASS
English
|
繁體
Login With UMPASS
Log In
ALL
ORCID
TI
AU
PY
SU
KW
TY
JN
DA
IN
PB
FP
ST
SM
Study Hall
Image search
Paste the image URL
Home
Faculties & Institutes
Scholars
Publications
Subjects
Statistics
News
Search in the results
Faculties & Institutes
INSTITUTE OF MIC... [8]
Faculty of Scien... [7]
THE STATE KEY LA... [6]
Authors
RUI PAULO DA SIL... [5]
MAK PUI IN [4]
ZHU YAN [3]
CHAN CHI HANG [3]
LU YAN [2]
CHEN YONG [1]
More...
Document Type
Journal article [8]
Conference paper [3]
Date Issued
2023 [1]
2022 [2]
2021 [1]
2020 [3]
2018 [2]
2017 [2]
More...
Language
英語English [11]
Source Publication
IEEE Journal of ... [3]
2020 IEEE Intern... [2]
2023 Symposium o... [1]
IEEE JOURNAL OF ... [1]
IEEE JOURNAL OF ... [1]
IEEE TRANSACTION... [1]
More...
Indexed By
SCIE [8]
Funding Organization
Funding Project
×
Knowledge Map
UM
Start a Submission
Submissions
Unclaimed
Claimed
Attach Fulltext
Bookmarks
Browse/Search Results:
1-10 of 11
Help
Selected(
0
)
Clear
Items/Page:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
Sort:
Select
Issue Date Ascending
Issue Date Descending
Journal Impact Factor Ascending
Journal Impact Factor Descending
WOS Cited Times Ascending
WOS Cited Times Descending
Submit date Ascending
Submit date Descending
Title Ascending
Title Descending
Author Ascending
Author Descending
A 79.5dB-SNDR Pipelined-SAR ADC with a Linearity-Shifting 32× Dynamic Amplifier and Mounted-Over-Die Bypass Capacitors
Conference paper
Zhang, Minglei, Cao, Yuefeng, Zhu, Yan, Chan, Chi-Hang, Martins, R. P.. A 79.5dB-SNDR Pipelined-SAR ADC with a Linearity-Shifting 32× Dynamic Amplifier and Mounted-Over-Die Bypass Capacitors[C]:Institute of Electrical and Electronics Engineers Inc., 2023.
Authors:
Zhang, Minglei
;
Cao, Yuefeng
;
Zhu, Yan
;
Chan, Chi-Hang
;
Martins, R. P.
Favorite
|
TC[Scopus]:
2
|
Submit date:2023/07/12
Dynamic Amplifier
Residue Amplifier
Pipelined-sar Adc
Linearization Technique
Bypass Capacitor
A Miniaturized 3-D-MRI Scanner Featuring an HV-SOI ASIC and Achieving a 10 × 8 × 8 mm3Field of View
Journal article
Fan, Shuhao, Zhou, Qi, Lei, Ka Meng, Mak, Pui In, Martins, Rui P.. A Miniaturized 3-D-MRI Scanner Featuring an HV-SOI ASIC and Achieving a 10 × 8 × 8 mm3Field of View[J]. IEEE Journal of Solid-State Circuits, 2022, 58(7), 2028 - 2039.
Authors:
Fan, Shuhao
;
Zhou, Qi
;
Lei, Ka Meng
;
Mak, Pui In
;
Martins, Rui P.
Favorite
|
TC[WOS]:
7
TC[Scopus]:
6
IF:
4.6
/
5.6
|
Submit date:2023/01/30
3-d Gradient Controller
Application-specific Integrated Circuit (Asic)
Dynamic-threshold Mosfet (Dtmos)
High-voltage Power Amplifier (Hv-pa)
Low-noise Amplifier (Lna)
Magnetic Resonance Imaging (Mri)
Mri-ona-chip
Silicon-on-insulator (Soi)
Transceiver (Trx)
A 266-µW Bluetooth Low-Energy (BLE) Receiver Featuring an N-Path Passive Balun-LNA and a Pipeline Down-Mixing BB-Extraction Scheme Achieving 77dB SFDR and -3dBm OOB-B-1dB
Journal article
Shao, Haijun, Mak, Pui-In, Qi, Gengzhen, Martins, Rui P.. A 266-µW Bluetooth Low-Energy (BLE) Receiver Featuring an N-Path Passive Balun-LNA and a Pipeline Down-Mixing BB-Extraction Scheme Achieving 77dB SFDR and -3dBm OOB-B-1dB[J]. IEEE Journal of Solid-State Circuits, 2022, 57(12), 3669–3680.
Authors:
Shao, Haijun
;
Mak, Pui-In
;
Qi, Gengzhen
;
Martins, Rui P.
Adobe PDF
|
Favorite
|
TC[WOS]:
8
TC[Scopus]:
11
IF:
4.6
/
5.6
|
Submit date:2023/05/15
Balun-low-noise Amplifier (Balun-lna)
Bandpass Filtering
Baseband (Bb)
Bluetooth Low-energy (Ble)
Cmos
Hybrid Filter
Noise Figure (Nf)
Nonlinearity
N-path
Out-of-band (Oob)
Passive Gain
Pipeline
Spurious-free Dynamic Range (Sfdr)
Ultra-low-power (Ulp)
A 3.3-GS/s 6-b Fully Dynamic Pipelined ADC With Linearized Dynamic Amplifier
Journal article
Zihao Zheng, Lai Wei, Jorge Lagos, Ewout Martens, Yan Zhu, Chi Hang Chan, Jan Craninckx, Rui P. Martins. A 3.3-GS/s 6-b Fully Dynamic Pipelined ADC With Linearized Dynamic Amplifier[J]. IEEE Journal of Solid-State Circuits, 2021.
Authors:
Zihao Zheng
;
Lai Wei
;
Jorge Lagos
;
Ewout Martens
;
Yan Zhu
; et al.
Favorite
|
TC[WOS]:
8
TC[Scopus]:
9
IF:
4.6
/
5.6
|
Submit date:2021/09/20
Analog-to-digital Conversion
Calibration
Calibration
Dynamic Amplifier (Da)
Hardware
Linearity
Linearization Technique
Pipeline Processing
Pipelined Analog-to-digital Converter (Adc).
Quantization (Signal)
Signal Resolution
System-on-chip
A 2nd-Order Noise-Shaping SAR ADC with Lossless Dynamic Amplifier Assisted Integrator
Journal article
Zhang, Yanbo, Liu, Shubin, Tian, Binbin, Zhu, Yan, Chan, Chi Hang, Zhu, Zhangming. A 2nd-Order Noise-Shaping SAR ADC with Lossless Dynamic Amplifier Assisted Integrator[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2020, 67(10), 1819-1823.
Authors:
Zhang, Yanbo
;
Liu, Shubin
;
Tian, Binbin
;
Zhu, Yan
;
Chan, Chi Hang
; et al.
Favorite
|
TC[WOS]:
31
TC[Scopus]:
33
IF:
4.0
/
3.7
|
Submit date:2021/12/06
Analog-to-digital Converter (Adc)
Dynamic Amplifier
Lossless Integrator
Lossy Integrator
Noise Shaping (Ns)
Oversampling
Ping Pong
Successive Approximation Register (Sar)
16.3 A Single-Channel 5.5mW 3.3GS/s 6b Fully Dynamic Pipelined ADC with Post-Amplification Residue Generation
Conference paper
Zheng, Z., Wei, W., Lagos, J., Martens, E., Zhu, Y., Chan, C. H., Craninckx, J., Martins, R. P.. 16.3 A Single-Channel 5.5mW 3.3GS/s 6b Fully Dynamic Pipelined ADC with Post-Amplification Residue Generation[C], 2020.
Authors:
Zheng, Z.
;
Wei, W.
;
Lagos, J.
;
Martens, E.
;
Zhu, Y.
; et al.
Favorite
|
|
Submit date:2022/01/25
Amplifiers
Analogue-digital Conversion
Calibration
Interpolation
Dynamic Pipelined Adc
Dynamic Pipelined Architecture
Linearized Dynamic Amplifier
Post-amplification Residue Generation Scheme
Residue Amplification
Complex Residue-transferring Realization
Residue Amplifier
Power Consumption
Sar Adc
Calibration Complexity
Aggressive Interpolation Factor
Flash Adc
Mm-wave 5g Receivers
Adc-based Serial Links
Power 5.5 Mw
Calibration
Quantization (Signal)
Clocks
System-on-chip
Interpolation
Prototype
A 2.56mW 40MHz-Bandwidth 75dB-SNDR Partial- Interleaving SAR-Assisted NS Pipeline ADC With Background Inter-Stage Offset Calibration
Conference paper
Song, Y., Zhu, Y., Chan, C. H., Martins, R. P.. A 2.56mW 40MHz-Bandwidth 75dB-SNDR Partial- Interleaving SAR-Assisted NS Pipeline ADC With Background Inter-Stage Offset Calibration[C], 2020.
Authors:
Song, Y.
;
Zhu, Y.
;
Chan, C. H.
;
Martins, R. P.
Favorite
|
|
Submit date:2022/01/25
analogue-digital conversion
calibration
CMOS digital integrated circuits
digital-analogue conversion
low-power electronics
preamplifiers
background inter-stage offset calibration
noise-shaping SAR hybrid architecture
NS-SAR
SNDR
power-hungry preamplifiers
low-noise targets
Schreier FoM
0-1 MASH SDM
pipeline-SAR structure
single-channel ADC
power-hungry residue amplifier
ADC power
area-hungry bit weight calibration
dynamic amplifier
pipeline operation
power efficiency
partial interleaving structu
A Wideband Inductorless dB-Linear Automatic Gain Control Amplifier Using a Single-Branch Negative Exponential Generator for Wireline Applications
Journal article
Lingshan Kong, Yong Chen, Chirn Chye Boon, Pui-In Mak, Rui P. Martins. A Wideband Inductorless dB-Linear Automatic Gain Control Amplifier Using a Single-Branch Negative Exponential Generator for Wireline Applications[J]. IEEE Transactions on Circuits and Systems I: Regular Papers, 2018, 65(10), 3196-3206.
Authors:
Lingshan Kong
;
Yong Chen
;
Chirn Chye Boon
;
Pui-In Mak
;
Rui P. Martins
Favorite
|
TC[WOS]:
25
TC[Scopus]:
31
IF:
5.2
/
4.5
|
Submit date:2019/02/11
Automatic Gain Control (Agc) Amplifier
Bipolar Junction Transistors (Bjts)
Cmos
Db-linear
Dynamic Range
Negative Exponential Generator (Neg)
Pseudo-exponential Function
Rational Approximation
Taylor Series
Design Considerations of Distributed and Centralized Switched-Capacitor Converters for Power Supply On-Chip
Journal article
Lu, Yan, Jiang, Junmin, Ki, Wing-Hung. Design Considerations of Distributed and Centralized Switched-Capacitor Converters for Power Supply On-Chip[J]. IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS, 2018, 6(2), 515-525.
Authors:
Lu, Yan
;
Jiang, Junmin
;
Ki, Wing-Hung
Favorite
|
TC[WOS]:
17
TC[Scopus]:
19
IF:
4.6
/
5.3
|
Submit date:2018/10/30
Active-matrix Light-emitting Diode (Amled)
Amplifier
Charge Pump
Converter Ring
Dc-dc Converter
Digital Control
Dynamic Voltage Scaling (Dvs)
Fully Integrated Voltage Regulator (Fivr)
Hybrid Converter
Low-dropout Regulator (Ldo)
Multilevel
Multiphase
Resonant Converter
Switched-capacitor (Sc) Power Converter
Voltage-controlled Oscillator (Vco)
A High-Voltage-Enabled Class-D Polar PA Using Interactive AM-AM Modulation, Dynamic Matching, and Power-Gating for Average PAE Enhancement
Journal article
Yu, Wei-Han, Peng, Xingqiang, Mak, Pui-In, Martins, Rui P.. A High-Voltage-Enabled Class-D Polar PA Using Interactive AM-AM Modulation, Dynamic Matching, and Power-Gating for Average PAE Enhancement[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2017, 64(11), 2844-2857.
Authors:
Yu, Wei-Han
;
Peng, Xingqiang
;
Mak, Pui-In
;
Martins, Rui P.
Favorite
|
TC[WOS]:
5
TC[Scopus]:
5
IF:
5.2
/
4.5
|
Submit date:2018/10/30
Aa Battery
Antenna Impedance Mismatch
Class-d
Cmos
Digital Am Modulation
Dynamic Matching Network (Dmn)
Error-vector Magnitude (Evm)
Inverter Chain
Leakage Current
Matching Network (Mn)
Polar
Power Amplifier (Pa)
Power-added Efficiency (Pae)
Power Gating