×
验证码:
换一张
Forgotten Password?
Stay signed in
Login With UMPASS
English
|
繁體
Login With UMPASS
Log In
ALL
ORCID
TI
AU
PY
SU
KW
TY
JN
DA
IN
PB
FP
ST
SM
Study Hall
Image search
Paste the image URL
Home
Faculties & Institutes
Scholars
Publications
Subjects
Statistics
News
Search in the results
Faculties & Institutes
THE STATE KEY LA... [5]
INSTITUTE OF MIC... [5]
Faculty of Scien... [4]
Authors
CHEN YONG [5]
MAK PUI IN [3]
RUI PAULO DA SIL... [2]
Document Type
Conference paper [3]
Journal article [2]
Date Issued
2022 [2]
2021 [2]
2019 [1]
Language
英語English [5]
Source Publication
2022 IEEE Nordic... [1]
Digest of Papers... [1]
IEEE Journal of ... [1]
IEEE Transaction... [1]
Proceedings - AP... [1]
Indexed By
CPCI-S [4]
SCIE [2]
Funding Organization
Funding Project
×
Knowledge Map
UM
Start a Submission
Submissions
Unclaimed
Claimed
Attach Fulltext
Bookmarks
Browse/Search Results:
1-5 of 5
Help
Selected(
0
)
Clear
Items/Page:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
Sort:
Select
Issue Date Ascending
Issue Date Descending
Journal Impact Factor Ascending
Journal Impact Factor Descending
WOS Cited Times Ascending
WOS Cited Times Descending
Submit date Ascending
Submit date Descending
Title Ascending
Title Descending
Author Ascending
Author Descending
A 28-Gb/s 13.8-mW Half-Rate Bang-Bang Clock and Data Recovery Circuit Using Return-to-Zero-Based Symmetrical Bang-Bang Phase Detector
Conference paper
Ge, Xinyi, Chen, Yong, Wang, Lin, Qi, Nan, Mak, Pui In, Martins, Rui P.. A 28-Gb/s 13.8-mW Half-Rate Bang-Bang Clock and Data Recovery Circuit Using Return-to-Zero-Based Symmetrical Bang-Bang Phase Detector[C]:IEEE, 345 E 47TH ST, NEW YORK, NY 10017 USA, 2022.
Authors:
Ge, Xinyi
;
Chen, Yong
;
Wang, Lin
;
Qi, Nan
;
Mak, Pui In
; et al.
Favorite
|
TC[WOS]:
4
TC[Scopus]:
5
|
Submit date:2023/01/30
Bang-bang Phase Detector (Bbpd)
Charge Steering
Clock And Data Recovery (Cdr)
Cmos
Half Rate
Non- Return-to-zero (Nrz)
Quadrature Voltage-controlled Oscillator (Qvco)
Return-to-zero (Rz)
Rz-to-nrz Converter
A Sub-0.25-pJ/bit 47.6-to-58.8-Gb/s Reference-Less FD-Less Single-Loop PAM-4 Bang-Bang CDR with a Deliberate-Current-Mismatch Frequency Acquisition Technique in 28-nm CMOS
Journal article
Xiaoteng Zhao, Yong Chen, Lin Wang, Pui In Mak, Franco Maloberti, Rui P. Martins. A Sub-0.25-pJ/bit 47.6-to-58.8-Gb/s Reference-Less FD-Less Single-Loop PAM-4 Bang-Bang CDR with a Deliberate-Current-Mismatch Frequency Acquisition Technique in 28-nm CMOS[J]. IEEE Journal of Solid-State Circuits, 2022, 57(5), 1358-1371.
Authors:
Xiaoteng Zhao
;
Yong Chen
;
Lin Wang
;
Pui In Mak
;
Franco Maloberti
; et al.
Favorite
|
TC[WOS]:
10
TC[Scopus]:
14
IF:
4.6
/
5.6
|
Submit date:2022/05/13
And Zero Net Current (Znc)
Bang-bang Clock And Data Recovery (Bbcdr)
Charge Pump (Cp)
Cmos
Four-level Pulse-amplitude Modulation (Pam)
Frequency Detector (Fd)
Half-rate
Negative Net Current (Nnc)
Positive Net Current (Pnc)
Reference-less
A Sub-0.25pJ/bit 47.6-to-58.8Gb/s Reference-Less FD-Less Single-Loop PAM-4 Bang-Bang CDR with a Deliberately-Current-Mismatch Frequency Acquisition Technique in 28nm CMOS
Conference paper
Zhao, Xiaoteng, Chen, Yong, Wang, Lin, Mak, Pui In, Maloberti, Franco, Martins, Rui P.. A Sub-0.25pJ/bit 47.6-to-58.8Gb/s Reference-Less FD-Less Single-Loop PAM-4 Bang-Bang CDR with a Deliberately-Current-Mismatch Frequency Acquisition Technique in 28nm CMOS[C], 2021, 131-134.
Authors:
Zhao, Xiaoteng
;
Chen, Yong
;
Wang, Lin
;
Mak, Pui In
;
Maloberti, Franco
; et al.
Favorite
|
TC[WOS]:
6
TC[Scopus]:
9
|
Submit date:2021/09/20
4-level Pulse Amplitude Modulation (Pam-4)
Bang-bang Clock And Data Recovery (Bbcdr)
Charge Pump (Cp)
Cmos
Frequency Detector (Fd)
Half-rate
Negative (Nnc) Net Current
Positive (Pnc)
Reference Less
Single Loop
Zero (Znc)
A 0.14-to-0.29-pJ/bit 14-GBaud/s Trimodal (NRZ/PAM-4/PAM-8) Half-Rate Bang-Bang Clock and Data Recovery (BBCDR) Circuit in 28-nm CMOS
Journal article
Zhao,Xiaoteng, Chen,Yong, Mak,Pui In, Martins,Rui P.. A 0.14-to-0.29-pJ/bit 14-GBaud/s Trimodal (NRZ/PAM-4/PAM-8) Half-Rate Bang-Bang Clock and Data Recovery (BBCDR) Circuit in 28-nm CMOS[J]. IEEE Transactions on Circuits and Systems I: Regular Papers, 2021, 68(1), 89-102.
Authors:
Zhao,Xiaoteng
;
Chen,Yong
;
Mak,Pui In
;
Martins,Rui P.
Favorite
|
TC[WOS]:
21
TC[Scopus]:
22
IF:
5.2
/
4.5
|
Submit date:2021/03/09
Bang- Bang Clock And Data Recovery (Bbcdr)
Bang-bang Phase Detector (Bbpd)
Cmos
Four- And Eight-level Pulse Amplitude Modulation (Pam-4/-8)
Half Rate
Hogge And alexAnder Pd
Jitter Tolerance (Jtol).
Jitter Transfer Function (Jtf)
Non-return-to-zero (Nrz)
Strongarm Comparator
A 0.14-to-0.29-pJ/bit 14-GBaud/s Trimodal (NRZ/PAM-4/PAM-8) Half-Rate Bang-Bang Clock and Data Recovery Circuit (BBCDR) in 28-nm CMOS
Conference paper
Xiaoteng Zhao, Yong Chen, Pui-In Mak, Rui P. Martins. A 0.14-to-0.29-pJ/bit 14-GBaud/s Trimodal (NRZ/PAM-4/PAM-8) Half-Rate Bang-Bang Clock and Data Recovery Circuit (BBCDR) in 28-nm CMOS[C]:IEEE, 2019, 229-232.
Authors:
Xiaoteng Zhao
;
Yong Chen
;
Pui-In Mak
;
Rui P. Martins
Favorite
|
TC[WOS]:
6
TC[Scopus]:
7
|
Submit date:2021/03/09
4-/8-level Pulse Amplitude Modulation (Pam-4/8)
Bang-bang Phase Detector (Bbpd)
Clock And Data Recovery (Cdr)
Half Rate
Non-return To Zero (Nrz)
Strongarm Comparator
Voltage-to-current (V/i) Converter
Xor