×
验证码:
换一张
Forgotten Password?
Stay signed in
Login With UMPASS
English
|
繁體
Login With UMPASS
Log In
ALL
ORCID
TI
AU
PY
SU
KW
TY
JN
DA
IN
PB
FP
ST
SM
Study Hall
Image search
Paste the image URL
Home
Faculties & Institutes
Scholars
Publications
Subjects
Statistics
News
Search in the results
Faculties & Institutes
INSTITUTE OF MIC... [1]
Faculty of Scien... [1]
Authors
LAM CHI SENG [1]
LU YAN [1]
XIAO CHUAN CAI [1]
LUO LI [1]
Document Type
Conference paper [3]
Book [2]
Date Issued
2020 [1]
2017 [2]
2012 [1]
2007 [1]
Language
英語English [5]
Source Publication
2020 IEEE Intern... [1]
ACM Internationa... [1]
Parallel and Dis... [1]
Indexed By
CPCI-S [1]
Funding Organization
Funding Project
×
Knowledge Map
UM
Start a Submission
Submissions
Unclaimed
Claimed
Attach Fulltext
Bookmarks
Browse/Search Results:
1-5 of 5
Help
Selected(
0
)
Clear
Items/Page:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
Sort:
Select
Journal Impact Factor Ascending
Journal Impact Factor Descending
Title Ascending
Title Descending
Author Ascending
Author Descending
Issue Date Ascending
Issue Date Descending
WOS Cited Times Ascending
WOS Cited Times Descending
Submit date Ascending
Submit date Descending
A 2.56mW 40MHz-Bandwidth 75dB-SNDR Partial- Interleaving SAR-Assisted NS Pipeline ADC With Background Inter-Stage Offset Calibration
Conference paper
Song, Y., Zhu, Y., Chan, C. H., Martins, R. P.. A 2.56mW 40MHz-Bandwidth 75dB-SNDR Partial- Interleaving SAR-Assisted NS Pipeline ADC With Background Inter-Stage Offset Calibration[C], 2020.
Authors:
Song, Y.
;
Zhu, Y.
;
Chan, C. H.
;
Martins, R. P.
Favorite
|
|
Submit date:2022/01/25
analogue-digital conversion
calibration
CMOS digital integrated circuits
digital-analogue conversion
low-power electronics
preamplifiers
background inter-stage offset calibration
noise-shaping SAR hybrid architecture
NS-SAR
SNDR
power-hungry preamplifiers
low-noise targets
Schreier FoM
0-1 MASH SDM
pipeline-SAR structure
single-channel ADC
power-hungry residue amplifier
ADC power
area-hungry bit weight calibration
dynamic amplifier
pipeline operation
power efficiency
partial interleaving structu
Tutorials in Circuits and Systems: Selected Topics in Power, RF, and Mixed-Signal ICs
Book
Yan Lu, Chi-Seng Lam. Tutorials in Circuits and Systems: Selected Topics in Power, RF, and Mixed-Signal ICs[M]. River Publishers:River Publishers, 2017.
Authors:
Yan Lu
;
Chi-Seng Lam
Favorite
|
|
Submit date:2022/08/12
Dc-dc Switching Converters
Analog And Digital Regulators
Analog And Digital Frequency Synthesizers
Hybrid Adc Architecture
Cmos Image Sensors
Cmos Temperature Sensors
Cmos Millimeter-wave Power Amplifiers
Zigbee
Ble Transmitter
Iot Applications
Selected Topics in Power, RF, and Mixed-Signal ICs
Book
Yan Lu, Chi-Seng Lam. Selected Topics in Power, RF, and Mixed-Signal ICs[M]. Gistrup, Denmark:River Publishers, 2017.
Authors:
Yan Lu
;
Chi-Seng Lam
Favorite
|
|
Submit date:2019/04/03
Dc-dc Switching Converters
Iot Applications
Analog And Digital Regulators
Analog And Digital Frequency Synthesizers
Hybrid Adc Architecture
Cmos Image Sensors
Cmos Temperature Sensors
Cmos Millimeter-wave Power Amplifiers
Zigbee
Ble Transmitter
A hybrid implementation of two-level domain decomposition algorithm for solving elliptic equation on CPU/GPUs
Conference paper
Li Luo, Yubo Zhao, Xiao-Chuan Cai. A hybrid implementation of two-level domain decomposition algorithm for solving elliptic equation on CPU/GPUs[C], 2012, 474-477.
Authors:
Li Luo
;
Yubo Zhao
;
Xiao-Chuan Cai
Favorite
|
TC[WOS]:
2
TC[Scopus]:
2
|
Submit date:2021/03/09
Domain Decomposition
Hybrid Architecture
Pdes
Scalable Algorithm
DHMT: A scalable and efficient hybrid application-layer multicast protocol
Conference paper
Li J., Gu N., Jia W.. DHMT: A scalable and efficient hybrid application-layer multicast protocol[C], 2007.
Authors:
Li J.
;
Gu N.
;
Jia W.
Favorite
|
|
Submit date:2019/02/11
Application-layer multicast
Fibonacci tree
Hybrid architecture