×
验证码:
换一张
Forgotten Password?
Stay signed in
Login With UMPASS
English
|
繁體
Login With UMPASS
Log In
ALL
ORCID
TI
AU
PY
SU
KW
TY
JN
DA
IN
PB
FP
ST
SM
Study Hall
Image search
Paste the image URL
Home
Faculties & Institutes
Scholars
Publications
Subjects
Statistics
News
Search in the results
Faculties & Institutes
INSTITUTE OF MIC... [2]
THE STATE KEY LA... [1]
Faculty of Scien... [1]
Authors
CHEN YONG [2]
MAK PUI IN [1]
Document Type
Journal article [3]
Date Issued
2018 [1]
2017 [2]
Language
英語English [3]
Source Publication
IEEE TRANSACTION... [1]
IEEE Transaction... [1]
IEEE Transaction... [1]
Indexed By
SCIE [2]
Funding Organization
Funding Project
×
Knowledge Map
UM
Start a Submission
Submissions
Unclaimed
Claimed
Attach Fulltext
Bookmarks
Browse/Search Results:
1-3 of 3
Help
Selected(
0
)
Clear
Items/Page:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
Sort:
Select
Journal Impact Factor Ascending
Journal Impact Factor Descending
Title Ascending
Title Descending
Author Ascending
Author Descending
Issue Date Ascending
Issue Date Descending
WOS Cited Times Ascending
WOS Cited Times Descending
Submit date Ascending
Submit date Descending
A 0.013-mm(2) 0.53-mW/Gb/s 32-Gb/s Hybrid Analog Equalizer Under 21-dB Channel Loss in 65-nm CMOS
Journal article
Balachandran, Arya, Chen, Yong, Boon, Chirn Chye. A 0.013-mm(2) 0.53-mW/Gb/s 32-Gb/s Hybrid Analog Equalizer Under 21-dB Channel Loss in 65-nm CMOS[J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26(3), 599-603.
Authors:
Balachandran, Arya
;
Chen, Yong
;
Boon, Chirn Chye
Favorite
|
TC[WOS]:
16
TC[Scopus]:
18
IF:
2.8
/
2.8
|
Submit date:2018/10/30
Channel Loss
Cmos Equalizer
Continuous-time Linear Equalizer (Ctle)
Figure Of Merit (Fom)
Inductorless
Intersymbol Interference (Isi)
Low-frequency Equalization (Lfeq)
An area-efficient and tunable Bandwidth-Extension Technique for a Wideband CMOS Amplifier Handling 50+ Gb/s Signaling
Journal article
Yong Chen, Pui-In Mak, Haohong Yu, Chirn Chye Boon, Rui P. Martins. An area-efficient and tunable Bandwidth-Extension Technique for a Wideband CMOS Amplifier Handling 50+ Gb/s Signaling[J]. IEEE Transactions on Microwave Theory and Techniques, 2017, 65(12), 4960-4975.
Authors:
Yong Chen
;
Pui-In Mak
;
Haohong Yu
;
Chirn Chye Boon
;
Rui P. Martins
Favorite
|
TC[WOS]:
30
TC[Scopus]:
26
IF:
4.1
/
4.2
|
Submit date:2019/02/11
Ac charActeristic
Bandwidth (Bw)
Bridged-shunt Peaking
Cmos
Data-dependent Jitter (Ddj)
Figure Of Merit (Fom)
Grounded Active Inductor (Gai)
Group Delay Ripple (Gdr)
Intersymbol Interference (Isi)
Shunt Peaking
T-coil
Wideband Amplifier
A 0.013-mm2 0.53-mW/Gb/s 32-Gb/s Hybrid Analog Equalizer under 21-dB Channel Loss in 65-nm CMOS
Journal article
Balachandran A., Chen Y., Boon C.C.. A 0.013-mm2 0.53-mW/Gb/s 32-Gb/s Hybrid Analog Equalizer under 21-dB Channel Loss in 65-nm CMOS[J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2017, 26(3), 599-603.
Authors:
Balachandran A.
;
Chen Y.
;
Boon C.C.
Favorite
|
TC[WOS]:
16
TC[Scopus]:
18
|
Submit date:2019/02/14
Channel Loss
Cmos Equalizer
Continuoustime Linear Equalizer (Ctle)
Figure Of Merit (Fom)
Inductorless
Intersymbol Interference (Isi)
Low-frequency Equalization (Lfeq)