UM

Browse/Search Results:  1-3 of 3 Help

Selected(0)Clear Items/Page:    Sort:
An Analog Multiplier Controlled Buck-Boost Converter Journal article
Wen, Sibo, Zeng, Wen Liang, Lam, Chi Seng, Maloberti, Franco, Martins, Rui Paulo. An Analog Multiplier Controlled Buck-Boost Converter[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2022, 69(10), 4173-4177.
Authors:  Wen, Sibo;  Zeng, Wen Liang;  Lam, Chi Seng;  Maloberti, Franco;  Martins, Rui Paulo
Favorite | TC[WOS]:4 TC[Scopus]:4  IF:4.0/3.7 | Submit date:2022/08/05
Analog Multiplier  Boost Mode  Buck Mode  Buck-boost Converter  Lithium Batteries  Logic Circuits  Pulse Width Modulation  Regulation  Switches  Switching Frequency  Switching Loss  
A 0.1-V VIN Subthreshold 3-Stage Dual-Branch Charge Pump with 43.4% Peak Power Conversion Efficiency Using Advanced Dynamic Gate-Bias Journal article
Yong, Jack Kee, Ramiah, Harikrishnan, Churchill, Kishore Kumar Pakkirisami, Chong, Gabriel, Mekhilef, Saad, Chen, Yong, Mak, Pui In, Martins, Rui P.. A 0.1-V VIN Subthreshold 3-Stage Dual-Branch Charge Pump with 43.4% Peak Power Conversion Efficiency Using Advanced Dynamic Gate-Bias[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2022, 69(9), 3929-3933.
Authors:  Yong, Jack Kee;  Ramiah, Harikrishnan;  Churchill, Kishore Kumar Pakkirisami;  Chong, Gabriel;  Mekhilef, Saad; et al.
Favorite | TC[WOS]:16 TC[Scopus]:17  IF:4.0/3.7 | Submit date:2022/08/05
Cmos  Control Systems  Cross-coupled Charge Pump (Cccp)  Energy Harvesting (Eh)  Logic Gates  Power Conversion Efficiency (Pce)  Switches  Switching Circuits  Transistors  Voltage  Voltage Control  
An animatable operational semantics of the Verilog hardware description language Conference paper
Bowen J.P., He J., Xu Q.. An animatable operational semantics of the Verilog hardware description language[C], 2000, 199-207.
Authors:  Bowen J.P.;  He J.;  Xu Q.
Favorite | TC[WOS]:11 TC[Scopus]:18 | Submit date:2019/04/04
Animation  Documentation  Hardware Design Languages  Helium  Interleaved Codes  Logic Programming  Standards Development  Standards Working Groups  Uniform Resource Locators  Very High Speed Integrated Circuits