×
验证码:
换一张
Forgotten Password?
Stay signed in
Login With UMPASS
English
|
繁體
Login With UMPASS
Log In
ALL
ORCID
TI
AU
PY
SU
KW
TY
JN
DA
IN
PB
FP
ST
SM
Study Hall
Image search
Paste the image URL
Home
Faculties & Institutes
Scholars
Publications
Subjects
Statistics
News
Search in the results
Faculties & Institutes
INSTITUTE OF MIC... [2]
Faculty of Scien... [2]
THE STATE KEY LA... [1]
Authors
RUI PAULO DA SIL... [2]
MAK PUI IN [1]
CHEN YONG [1]
LAM CHI SENG [1]
Document Type
Journal article [2]
Conference paper [1]
Date Issued
2022 [2]
2000 [1]
Language
英語English [3]
Source Publication
ICFEM 2000 - 3rd... [1]
IEEE TRANSACTION... [1]
IEEE Transaction... [1]
Indexed By
SCIE [2]
EI [1]
Funding Organization
Funding Project
×
Knowledge Map
UM
Start a Submission
Submissions
Unclaimed
Claimed
Attach Fulltext
Bookmarks
Browse/Search Results:
1-3 of 3
Help
Selected(
0
)
Clear
Items/Page:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
Sort:
Select
Issue Date Ascending
Issue Date Descending
Title Ascending
Title Descending
Author Ascending
Author Descending
WOS Cited Times Ascending
WOS Cited Times Descending
Submit date Ascending
Submit date Descending
Journal Impact Factor Ascending
Journal Impact Factor Descending
An Analog Multiplier Controlled Buck-Boost Converter
Journal article
Wen, Sibo, Zeng, Wen Liang, Lam, Chi Seng, Maloberti, Franco, Martins, Rui Paulo. An Analog Multiplier Controlled Buck-Boost Converter[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2022, 69(10), 4173-4177.
Authors:
Wen, Sibo
;
Zeng, Wen Liang
;
Lam, Chi Seng
;
Maloberti, Franco
;
Martins, Rui Paulo
Favorite
|
TC[WOS]:
4
TC[Scopus]:
4
IF:
4.0
/
3.7
|
Submit date:2022/08/05
Analog Multiplier
Boost Mode
Buck Mode
Buck-boost Converter
Lithium Batteries
Logic Circuits
Pulse Width Modulation
Regulation
Switches
Switching Frequency
Switching Loss
A 0.1-V VIN Subthreshold 3-Stage Dual-Branch Charge Pump with 43.4% Peak Power Conversion Efficiency Using Advanced Dynamic Gate-Bias
Journal article
Yong, Jack Kee, Ramiah, Harikrishnan, Churchill, Kishore Kumar Pakkirisami, Chong, Gabriel, Mekhilef, Saad, Chen, Yong, Mak, Pui In, Martins, Rui P.. A 0.1-V VIN Subthreshold 3-Stage Dual-Branch Charge Pump with 43.4% Peak Power Conversion Efficiency Using Advanced Dynamic Gate-Bias[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2022, 69(9), 3929-3933.
Authors:
Yong, Jack Kee
;
Ramiah, Harikrishnan
;
Churchill, Kishore Kumar Pakkirisami
;
Chong, Gabriel
;
Mekhilef, Saad
; et al.
Favorite
|
TC[WOS]:
16
TC[Scopus]:
17
IF:
4.0
/
3.7
|
Submit date:2022/08/05
Cmos
Control Systems
Cross-coupled Charge Pump (Cccp)
Energy Harvesting (Eh)
Logic Gates
Power Conversion Efficiency (Pce)
Switches
Switching Circuits
Transistors
Voltage
Voltage Control
An animatable operational semantics of the Verilog hardware description language
Conference paper
Bowen J.P., He J., Xu Q.. An animatable operational semantics of the Verilog hardware description language[C], 2000, 199-207.
Authors:
Bowen J.P.
;
He J.
;
Xu Q.
Favorite
|
TC[WOS]:
11
TC[Scopus]:
18
|
Submit date:2019/04/04
Animation
Documentation
Hardware Design Languages
Helium
Interleaved Codes
Logic Programming
Standards Development
Standards Working Groups
Uniform Resource Locators
Very High Speed Integrated Circuits