×
验证码:
换一张
Forgotten Password?
Stay signed in
Login With UMPASS
English
|
繁體
Login With UMPASS
Log In
ALL
ORCID
TI
AU
PY
SU
KW
TY
JN
DA
IN
PB
FP
ST
SM
Study Hall
Image search
Paste the image URL
Home
Faculties & Institutes
Scholars
Publications
Subjects
Statistics
News
Search in the results
Faculties & Institutes
INSTITUTE OF MIC... [2]
Faculty of Scien... [1]
Authors
SIN SAI WENG [1]
Document Type
Journal article [2]
Date Issued
2024 [1]
2017 [1]
Language
英語English [2]
Source Publication
ELECTRONICS LETT... [1]
IEEE Journal of ... [1]
Indexed By
SCIE [2]
Funding Organization
Funding Project
×
Knowledge Map
UM
Start a Submission
Submissions
Unclaimed
Claimed
Attach Fulltext
Bookmarks
Browse/Search Results:
1-2 of 2
Help
Selected(
0
)
Clear
Items/Page:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
Sort:
Select
Journal Impact Factor Ascending
Journal Impact Factor Descending
Title Ascending
Title Descending
Author Ascending
Author Descending
Issue Date Ascending
Issue Date Descending
WOS Cited Times Ascending
WOS Cited Times Descending
Submit date Ascending
Submit date Descending
A 28-nm 19.9-to-258.5-TOPS/W 8b Digital Computing-in-Memory Processor With Two-Cycle Macro Featuring Winograd-Domain Convolution and Macro-Level Parallel Dual-Side Sparsity
Journal article
Wu, Hao, Chen, Yong, Yuan, Yiyang, Yue, Jinshan, Wang, Xinghua, Li, Xiaoran, Zhang, Feng. A 28-nm 19.9-to-258.5-TOPS/W 8b Digital Computing-in-Memory Processor With Two-Cycle Macro Featuring Winograd-Domain Convolution and Macro-Level Parallel Dual-Side Sparsity[J]. IEEE Journal of Solid-State Circuits, 2024.
Authors:
Wu, Hao
;
Chen, Yong
;
Yuan, Yiyang
;
Yue, Jinshan
;
Wang, Xinghua
; et al.
Favorite
|
TC[WOS]:
0
TC[Scopus]:
0
IF:
4.6
/
5.6
|
Submit date:2024/07/04
Accuracy
Artificial Intelligence
Artificial Intelligence (Ai)
Circuits
Cmos
Computing-in-memory (Cim)
Energy Efficiency
Energy Efficiency
Look-up Table (Lut)
Multiply-accumulation (Mac)
Neural Network (Nn)
Power Demand
Radix16
Table Lookup
Throughput
Unstructured Sparsity
Winograd Convolution
Reconfigurable mismatch-free time-interleaved bandpass sigma-delta modulator for wireless communications
Journal article
Dongyang Jiang, Sai-Weng Sin, Seng-Pan U, Rui Paulo Martins, Franco Maloberti. Reconfigurable mismatch-free time-interleaved bandpass sigma-delta modulator for wireless communications[J]. ELECTRONICS LETTERS, 2017, 53(7), 506–508.
Authors:
Dongyang Jiang
;
Sai-Weng Sin
;
Seng-Pan U
;
Rui Paulo Martins
;
Franco Maloberti
Favorite
|
TC[WOS]:
2
TC[Scopus]:
3
IF:
0.7
/
0.9
|
Submit date:2018/10/30
Sigma-delta Modulation
Modulators
Software Radio
Radio Receivers
Circuit Simulation
Band-pass Filters
Table Lookup
Reconfigurable Mismatch-free Time-interleaved Bandpass Sigma-delta Modulator
Wireless Communications
Control Parameters
Look-up Table
Path Numbers
Path Sampling Frequencies
Tuning Coefficients
Design Reconfigurability
Multiband Receiver
Software Defined Radio Systems
Behavioural Simulations