English | 繁體

Search in the results

UM

Browse/Search Results:  1-2 of 2 Help

Selected(0)Clear Items/Page:    Sort:
A 97.8 GOPS/W FPGA-Based Residual-Block-Aware CNN Accelerator Featuring Multi-Clock PW2 Pipeline and Adaptive-Resolution Quantization Journal article
Li, Jixuan, Li, Ke, Un, Ka Fai, Yu, Wei Han, Martins, Rui P., Mak, Pui In. A 97.8 GOPS/W FPGA-Based Residual-Block-Aware CNN Accelerator Featuring Multi-Clock PW2 Pipeline and Adaptive-Resolution Quantization[J]. IEEE Transactions on Circuits and Systems I: Regular Papers, 2024.
Authors:  Li, Jixuan;  Li, Ke;  Un, Ka Fai;  Yu, Wei Han;  Martins, Rui P.; et al.
Favorite | TC[WOS]:0 TC[Scopus]:0  IF:5.2/4.5 | Submit date：2024/12/26
Convolutional Neural Network (Cnn)  Digital Signal Processing (Dsp)  Field-programmable Gate Array (Fpga)  Processing Unit (Pe) Utilization  Residual Block  
Circulant-block preconditioners for solving ordinary differential equations Journal article
Jin X.-Q., Sin V.-K., Song L.-L.. Circulant-block preconditioners for solving ordinary differential equations[J]. Faculty of Science and Technology, University of Macau, C. Postal 3001, Macau, 2003, 140(2-3), 409-418.
Authors:  Jin X.-Q.;  Sin V.-K.;  Song L.-L.
Favorite | TC[WOS]:7 TC[Scopus]:8 | Submit date：2019/02/11
Boundary Value Method  Circulant-block Preconditioner  Generalized Minimal Residual Method