×
验证码:
换一张
Forgotten Password?
Stay signed in
Login With UMPASS
English
|
繁體
Login With UMPASS
Log In
ALL
ORCID
TI
AU
PY
SU
KW
TY
JN
DA
IN
PB
FP
ST
SM
Study Hall
Image search
Paste the image URL
Home
Faculties & Institutes
Scholars
Publications
Subjects
Statistics
News
Search in the results
Faculties & Institutes
Faculty of Scien... [6]
INSTITUTE OF MIC... [5]
THE STATE KEY LA... [3]
Authors
MAK PUI IN [5]
RUI PAULO DA SIL... [3]
YIN JUN [3]
CHEN YONG [2]
ZHOU JIANTAO [1]
Document Type
Journal article [5]
Conference paper [1]
Date Issued
2024 [1]
2023 [1]
2022 [2]
2021 [1]
2018 [1]
Language
英語English [6]
Source Publication
Digest of Papers... [1]
IEEE Journal of ... [1]
IEEE TRANSACTION... [1]
IEEE Transaction... [1]
IEEE Transaction... [1]
IEEE Transaction... [1]
More...
Indexed By
SCIE [5]
CPCI-S [1]
Funding Organization
Funding Project
×
Knowledge Map
UM
Start a Submission
Submissions
Unclaimed
Claimed
Attach Fulltext
Bookmarks
Browse/Search Results:
1-6 of 6
Help
Selected(
0
)
Clear
Items/Page:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
Sort:
Select
Issue Date Ascending
Issue Date Descending
Journal Impact Factor Ascending
Journal Impact Factor Descending
WOS Cited Times Ascending
WOS Cited Times Descending
Submit date Ascending
Submit date Descending
Title Ascending
Title Descending
Author Ascending
Author Descending
A 23.2-to-26-GHz Low-Jitter Fast-Locking Sub-Sampling PLL Based on a Function-Reused VCO-Buffer and a Type-I FLL With Rapid Phase Alignment
Journal article
Li, Haoran, Xu, Tailong, Meng, Xi, Yin, Jun, Martins, Rui P., Mak, Pui In. A 23.2-to-26-GHz Low-Jitter Fast-Locking Sub-Sampling PLL Based on a Function-Reused VCO-Buffer and a Type-I FLL With Rapid Phase Alignment[J]. IEEE Journal of Solid-State Circuits, 2024.
Authors:
Li, Haoran
;
Xu, Tailong
;
Meng, Xi
;
Yin, Jun
;
Martins, Rui P.
; et al.
Favorite
|
TC[WOS]:
0
TC[Scopus]:
0
IF:
4.6
/
5.6
|
Submit date:2024/10/10
Fast Locking
Frequency Synthesis
Frequency-locked Loop (Fll)
Low Jitter
Millimeter-wave (Mm-wave)
Phase-locked Loop (Pll)
Reference (Ref.) Spur
Sub-sampling Phase Detector (Sspd)
Voltage-controlled Oscillator (Vco)
Universal Stability Criterion for Type-I Sampling Phase-Locked Loops
Journal article
Huang, Yunbo, Chen, Yong, Mak, Pui In, Martins, Rui P.. Universal Stability Criterion for Type-I Sampling Phase-Locked Loops[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2023, 70(4), 1351-1355.
Authors:
Huang, Yunbo
;
Chen, Yong
;
Mak, Pui In
;
Martins, Rui P.
Favorite
|
TC[WOS]:
3
TC[Scopus]:
3
IF:
4.0
/
3.7
|
Submit date:2023/05/02
Given Phase Margin (Pm)
Linear Time-variant (Ltv) Mode
Sampling Phase-locked Loop (S-pll)
Sub-sampling Pll (ss-Pll)
Type-i
Voltage-controlled Oscillator (Vco)
A 6-to-7.5-GHz 54-fsrmsJitter Type-II Reference-Sampling PLL Featuring a Gain-Boosting Phase Detector for In-Band Phase-Noise Reduction
Journal article
Xu, Tailong, Zhong, Shenke, Yin, Jun, Mak, Pui In, Martins, Rui P.. A 6-to-7.5-GHz 54-fsrmsJitter Type-II Reference-Sampling PLL Featuring a Gain-Boosting Phase Detector for In-Band Phase-Noise Reduction[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2022, 69(12), 4774-4786.
Authors:
Xu, Tailong
;
Zhong, Shenke
;
Yin, Jun
;
Mak, Pui In
;
Martins, Rui P.
Favorite
|
TC[WOS]:
6
TC[Scopus]:
8
IF:
5.2
/
4.5
|
Submit date:2023/01/30
Gain-boosting
Low Jitter
Low Phase Noise
Phase-locked Loop (Pll)
Reference Spur
Reference-sampling Phase Detector (Rspd)
Sampling Phase Detector (Spd)
Sub-sampling Phase Detector (Sspd)
Switched-capacitor Voltage Multiplier
A 21.8-41.6GHz Fast-Locking Sub-Sampling PLL with Dead Zone Automatic Controller Achieving 62.7-fs Jitter and-250.3dB FoM
Conference paper
Wen Chen, Yiyang Shu, Huizhen Jenny Qian, Jun Yin, Pui-In Mak, Xiang Gao, Xun Luo. A 21.8-41.6GHz Fast-Locking Sub-Sampling PLL with Dead Zone Automatic Controller Achieving 62.7-fs Jitter and-250.3dB FoM[C], 2022, 159-162.
Authors:
Wen Chen
;
Yiyang Shu
;
Huizhen Jenny Qian
;
Jun Yin
;
Pui-In Mak
; et al.
Favorite
|
TC[WOS]:
8
TC[Scopus]:
8
|
Submit date:2023/01/30
Fast-locking
Jitter
Millimeter-wave (Mmw)
Sub-sampling Phase-locked Loop (Sspll)
Wideband
A 3.3-GHz Integer N-Type-II Sub-Sampling PLL Using a BFSK-Suppressed Push-Pull SS-PD and a Fast-Locking FLL Achieving -82.2-dBc REF Spur and -255-dB FOM
Journal article
Yang, Zunsong, Chen, Yong, Yuan, Jia, Mak, Pui In, Martins, Rui P.. A 3.3-GHz Integer N-Type-II Sub-Sampling PLL Using a BFSK-Suppressed Push-Pull SS-PD and a Fast-Locking FLL Achieving -82.2-dBc REF Spur and -255-dB FOM[J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2021, 30(2), 238-242.
Authors:
Yang, Zunsong
;
Chen, Yong
;
Yuan, Jia
;
Mak, Pui In
;
Martins, Rui P.
Favorite
|
TC[WOS]:
20
TC[Scopus]:
21
IF:
2.8
/
2.8
|
Submit date:2022/03/04
Binary Frequency Shift Keying (Bfsk)
Frequency-locked Loop (Fll)
Integer-n
Phase Detector (Pd)
Phase Noise (Pn)
Phase-locked Loop (Pll)
Push-pull
Reference (Ref) Spur
Sub-sampling (Ss)
Voltage-controlled Oscillator (Vco)
Compression-dependent transform-domain downward conversion for block-based image coding
Journal article
Shuyuan Zhu, Zhiying He, Xiandong Meng, Jiantao Zhou, Bing Zeng. Compression-dependent transform-domain downward conversion for block-based image coding[J]. IEEE Transactions on Image Processing, 2018, 27(6), 2635-2649.
Authors:
Shuyuan Zhu
;
Zhiying He
;
Xiandong Meng
;
Jiantao Zhou
;
Bing Zeng
Adobe PDF
|
Favorite
|
TC[WOS]:
3
TC[Scopus]:
9
|
Submit date:2018/12/22
Distortion
Image Coding
Interpolation
Quantization
Sub-sampling