English | 繁體

Search in the results

UM

Browse/Search Results:  1-6 of 6 Help

Selected(0)Clear Items/Page:    Sort:
A Miniaturized 3-D-MRI Scanner Featuring an HV-SOI ASIC and Achieving a 10 × 8 × 8 mm3Field of View Journal article
Fan, Shuhao, Zhou, Qi, Lei, Ka Meng, Mak, Pui In, Martins, Rui P.. A Miniaturized 3-D-MRI Scanner Featuring an HV-SOI ASIC and Achieving a 10 × 8 × 8 mm3Field of View[J]. IEEE Journal of Solid-State Circuits, 2022, 58(7), 2028 - 2039.
Authors:  Fan, Shuhao;  Zhou, Qi;  Lei, Ka Meng;  Mak, Pui In;  Martins, Rui P.
Favorite | TC[WOS]:7 TC[Scopus]:6  IF:4.6/5.6 | Submit date：2023/01/30
3-d Gradient Controller  Application-specific Integrated Circuit (Asic)  Dynamic-threshold Mosfet (Dtmos)  High-voltage Power Amplifier (Hv-pa)  Low-noise Amplifier (Lna)  Magnetic Resonance Imaging (Mri)  Mri-ona-chip  Silicon-on-insulator (Soi)  Transceiver (Trx)  
A 23-pW NMOS-Only Voltage Reference with Optimum Body Selection for Process Compensation Journal article
Kai Yu, Yangrun Zhou, Sizhen Li, Mo Huang. A 23-pW NMOS-Only Voltage Reference with Optimum Body Selection for Process Compensation[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2022, 69(11), 4213-4217.
Authors:  Kai Yu;  Yangrun Zhou;  Sizhen Li;  Mo Huang
Favorite | TC[WOS]:9 TC[Scopus]:15  IF:4.0/3.7 | Submit date：2022/08/05
Fitting  Logic Gates  Mosfet  Nmos-only Voltage Reference  Optimum Body Selection  Power Demand  Process Compensation  Threshold Voltage  Transistors  Ultra-low-power  Voltage Measurement  
A 0.6-V 13-bit 20-MS/s Two-Step TDC-Assisted SAR ADC with PVT Tracking and Speed-Enhanced Techniques Journal article
Zhang,Minglei, Chan,Chi Hang, Zhu,Yan, Martins,Rui P.. A 0.6-V 13-bit 20-MS/s Two-Step TDC-Assisted SAR ADC with PVT Tracking and Speed-Enhanced Techniques[J]. IEEE Journal of Solid-State Circuits, 2019, 54(12), 3396-3409.
Authors:  Zhang,Minglei;  Chan,Chi Hang;  Zhu,Yan;  Martins,Rui P.
Favorite | TC[WOS]:27 TC[Scopus]:41  IF:4.6/5.6 | Submit date：2021/03/09
Analog-to-digital Converter (Adc)  Low Power Supply  Process  Voltage  And Temperature (Pvt) Robustness  Successive Approximation Register (Sar)  Threshold Crossing Detector  Time Residue Generator (Trg)  Time-domain Adc  Time-to-digital Converter (Tdc)  Two-step Tdc  Voltage-to-time Converter (Vtc)  
Partial analogue-assisted digital low dropout regulator with transient body-drive and 2.5x FOM improvement Journal article
Huang, Mo, Lu, Yan, Lu, Xing. Partial analogue-assisted digital low dropout regulator with transient body-drive and 2.5x FOM improvement[J]. ELECTRONICS LETTERS, 2018, 54(5), 282-283.
Authors:  Huang, Mo;  Lu, Yan;  Lu, Xing
Favorite | TC[WOS]:5 TC[Scopus]:8  IF:0.7/0.9 | Submit date：2018/10/30
Voltage Regulators  Power Semiconductor Switches  Partial Analogue-assisted Digital Low Dropout Regulator  Transient Body-drive Technique  Fom Improvement  Partial Aa D-ldo  Transient Bd Technique  Power Switches  Transient Spike  Temporary Threshold Voltage Change  Momentary Output Current  Coupling Capacitance  Parasitic Capacitance  Coupling Capacitors  Total Capacitor  Figure-of-merit  Voltage 100 Mv  Current 2 Ma To 12 Ma  Capacitance 40 Pf  
Energy Optimized Sub-threshold VLSI Logic Family with Unbalanced Pull-up/down Network and Inverse-Narrow-Width Techniques Journal article
Li, M., Ieong, C. I., Law, M. K., Mak, P. I., Vai, M. I., Pun, S. H., Martins, R. P.. Energy Optimized Sub-threshold VLSI Logic Family with Unbalanced Pull-up/down Network and Inverse-Narrow-Width Techniques[J]. IEEE Transactions on Very large scale integration systems, 2015, 3119-3123.
Authors:  Li, M.;  Ieong, C. I.;  Law, M. K.;  Mak, P. I.;  Vai, M. I.; et al.
Favorite |   IF:2.8/2.8 | Submit date：2022/01/24
CMOS  Electrocardiography (ECG)  device sizing  finite impulse response (FIR) filter  inverse-narrow-width (INW)  logical effort  process-voltage-temperature (PVT) variations  sub-threshold standard logic library  ultra-low-energy  ultra-low-voltage  
A Novel Low-Voltage Cross-Coupled Passive Sampling Branch for Reset- and Switched-Opamp Circuits Conference paper
Sai-Weng Sin, Seng-Pan U, R.P.Martins. A Novel Low-Voltage Cross-Coupled Passive Sampling Branch for Reset- and Switched-Opamp Circuits[C], 2005, 1585-1588.
Authors:  Sai-Weng Sin;  Seng-Pan U;  R.P.Martins
Favorite | TC[WOS]:9 TC[Scopus]:1 | Submit date：2019/02/27
Sampling Methods  Switched Capacitor Circuits  Signal Processing  Transient Analysis  Silicon Compounds  Switching Circuits  Switches  Circuit Simulation  Threshold Voltage  Signal Design