×
验证码:
换一张
Forgotten Password?
Stay signed in
Login With UMPASS
English
|
繁體
Login With UMPASS
Log In
ALL
ORCID
TI
AU
PY
SU
KW
TY
JN
DA
IN
PB
FP
ST
SM
Study Hall
Image search
Paste the image URL
Home
Faculties & Institutes
Scholars
Publications
Subjects
Statistics
News
Search in the results
Faculties & Institutes
INSTITUTE OF MIC... [5]
Faculty of Scien... [5]
THE STATE KEY LA... [2]
RECTOR'S OFFICE [1]
Authors
RUI PAULO DA SIL... [5]
SIN SAI WENG [3]
ZHU YAN [3]
CHAN CHI HANG [3]
GUO MINGQIANG [2]
U SENG PAN [1]
More...
Document Type
Journal article [5]
Conference paper [1]
Date Issued
2023 [2]
2021 [2]
2018 [1]
2017 [1]
Language
英語English [6]
Source Publication
IEEE Journal of ... [3]
IEEE JOURNAL OF ... [1]
IEEE Open Journa... [1]
Indexed By
SCIE [4]
EI [1]
Funding Organization
Funding Project
×
Knowledge Map
UM
Start a Submission
Submissions
Unclaimed
Claimed
Attach Fulltext
Bookmarks
Browse/Search Results:
1-6 of 6
Help
Selected(
0
)
Clear
Items/Page:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
Sort:
Select
Journal Impact Factor Ascending
Journal Impact Factor Descending
Title Ascending
Title Descending
Author Ascending
Author Descending
Issue Date Ascending
Issue Date Descending
WOS Cited Times Ascending
WOS Cited Times Descending
Submit date Ascending
Submit date Descending
A Second-Order NS Pipelined SAR ADC with Quantization-Prediction-Unrolled Gain Error Shaping and Fully Passive Integrator
Journal article
Zhang, Hongshuai, Zhu, Yan, Martins, Rui P., Chan, Chi Hang. A Second-Order NS Pipelined SAR ADC with Quantization-Prediction-Unrolled Gain Error Shaping and Fully Passive Integrator[J]. IEEE Journal of Solid-State Circuits, 2023, 58(12), 3565-3575.
Authors:
Zhang, Hongshuai
;
Zhu, Yan
;
Martins, Rui P.
;
Chan, Chi Hang
Favorite
|
TC[WOS]:
2
TC[Scopus]:
4
IF:
4.6
/
5.6
|
Submit date:2024/01/02
Analog-to-digital Converter (Adc)
Auxiliary Noise Shaping (Ns) Successive-approximation Register (Sar) Adc
Capacitor Stacking
Data-weighted Averaging And detect-And-skip (Dwa And Das)
Differential Sampling
Energy Efficient
Error SupprEssion (Es) And Reconstruction
Gain Error Shaping (Ges)
Partial Time Interleaving
Passive Ns
Pipelined Sar
Quantization Predication Unrolled
Two-step Floating Inverter Amplifier (Fia)
A 3.07 mW 30 MHz-BW 73.2 dB-SNDR Time-Interleaved Noise-Shaping SAR ADC With Self-Coupling Second-Order Error-Feedforward
Journal article
Zhao,Shulin, Guo,Mingqiang, Qi,Liang, Xu,Dengke, Wang,Guoxing, Martins,Rui P., Sin,Sai Weng. A 3.07 mW 30 MHz-BW 73.2 dB-SNDR Time-Interleaved Noise-Shaping SAR ADC With Self-Coupling Second-Order Error-Feedforward[J]. IEEE Journal of Solid-State Circuits, 2023, 58(10), 2722-2732.
Authors:
Zhao,Shulin
;
Guo,Mingqiang
;
Qi,Liang
;
Xu,Dengke
;
Wang,Guoxing
; et al.
Adobe PDF
|
Favorite
|
TC[WOS]:
0
TC[Scopus]:
0
IF:
4.6
/
5.6
|
Submit date:2023/08/03
Error-feedforward (Ff)
Midway Error-feedback (Fb)
Noise Transfer Function (Ntf) Peaking
Offset Reduction
Redundancy
Time-interleaving Noise-shaping Successive Approximation Register (Ns-sar)
Recent Advances in High-Resolution Hybrid Discrete-Time Noise-Shaping ADCs
Journal article
Jiang, D., Sin, S. W., Qi, L., Wang, G., Martins, R. P.. Recent Advances in High-Resolution Hybrid Discrete-Time Noise-Shaping ADCs[J]. IEEE Open Journal of the Solid-State Circuits Society, 2021, 129-139.
Authors:
Jiang, D.
;
Sin, S. W.
;
Qi, L.
;
Wang, G.
;
Martins, R. P.
Favorite
|
|
Submit date:2022/01/25
ADC
analog-to-digital converter
DAC
digital-to-analog-converter
hybrid ADC
incremental ADC (I-ADC)
delta-sigma modulator
time-Interleaving
extrapolating
noise shaping
successive approximation register
SAR.
A 40-MHz Bandwidth 75-dB SNDR Partial-Interleaving SAR-Assisted Noise-Shaping Pipeline ADC
Journal article
Song,Yan, Zhu,Yan, Chan,Chi Hang, Martins,Rui P.. A 40-MHz Bandwidth 75-dB SNDR Partial-Interleaving SAR-Assisted Noise-Shaping Pipeline ADC[J]. IEEE Journal of Solid-State Circuits, 2021, 56(6), 1772-1783.
Authors:
Song,Yan
;
Zhu,Yan
;
Chan,Chi Hang
;
Martins,Rui P.
Favorite
|
TC[WOS]:
14
TC[Scopus]:
17
IF:
4.6
/
5.6
|
Submit date:2021/03/09
Analog-to-digital Converter (Adc)
Noise-shaping (Ns)
Offset Calibration
Successive Approximation Register (Sar)-assisted Pipeline
Time Interleaving
A Two-Way Interleaved 7-b 2.4-GS/s 1-Then-2 b/Cycle SAR ADC With Background Offset Calibration
Journal article
Chan, Chi-Hang, Zhu, Yan, Zhang, Wai-Hong, Seng-Pan, U., Martins, Rui Paulo. A Two-Way Interleaved 7-b 2.4-GS/s 1-Then-2 b/Cycle SAR ADC With Background Offset Calibration[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2018, 53(3), 850-860.
Authors:
Chan, Chi-Hang
;
Zhu, Yan
;
Zhang, Wai-Hong
;
Seng-Pan, U.
;
Martins, Rui Paulo
Favorite
|
TC[WOS]:
60
TC[Scopus]:
66
IF:
4.6
/
5.6
|
Submit date:2018/10/30
1-then-2 B/cycle Sar Adc
Analog-to-digital Conversion
Background Offset Calibration
Multi-bit/cycle Sar Adc
Time Interleaving
Split-Based Time-interleaved ADC with Digital Background Timing-skew Calibration
Conference paper
Guo Mingqiang, Sin Sai-Weng, U Seng-Pan, Rui P. Martins. Split-Based Time-interleaved ADC with Digital Background Timing-skew Calibration[C]. IEEE:IEEE, 2017.
Authors:
Guo Mingqiang
;
Sin Sai-Weng
;
U Seng-Pan
;
Rui P. Martins
Adobe PDF
|
Favorite
|
TC[Scopus]:
7
|
Submit date:2022/08/20
Adc, Converters, Digital Background Calibration, Time-interleaving, split-Adc, Timing.