×
验证码:
换一张
Forgotten Password?
Stay signed in
Login With UMPASS
English
|
繁體
Login With UMPASS
Log In
ALL
ORCID
TI
AU
PY
SU
KW
TY
JN
DA
IN
PB
FP
ST
SM
Study Hall
Image search
Paste the image URL
Home
Faculties & Institutes
Scholars
Publications
Subjects
Statistics
News
Search in the results
Faculties & Institutes
INSTITUTE OF MIC... [5]
Faculty of Scien... [5]
THE STATE KEY LA... [2]
Authors
RUI PAULO DA SIL... [5]
ZHU YAN [4]
CHAN CHI HANG [4]
ZHANG MINGLEI [4]
MAK PUI IN [1]
LAW MAN KAY [1]
More...
Document Type
Journal article [4]
Book chapter [1]
Date Issued
2024 [2]
2023 [1]
2020 [1]
2019 [1]
Language
英語English [5]
Source Publication
IEEE Journal of ... [2]
Analog Circuits ... [1]
IEEE JOURNAL OF ... [1]
IEEE Transaction... [1]
Indexed By
SCIE [4]
CPCI-S [1]
Funding Organization
Funding Project
×
Knowledge Map
UM
Start a Submission
Submissions
Unclaimed
Claimed
Attach Fulltext
Bookmarks
Browse/Search Results:
1-5 of 5
Help
Selected(
0
)
Clear
Items/Page:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
Sort:
Select
Journal Impact Factor Ascending
Journal Impact Factor Descending
Title Ascending
Title Descending
Author Ascending
Author Descending
Issue Date Ascending
Issue Date Descending
WOS Cited Times Ascending
WOS Cited Times Descending
Submit date Ascending
Submit date Descending
A Single-Channel 12-b 2-GS/s PVT-Robust Pipelined ADC With Sturdy Ring Amplifier and Time-Domain Quantizer
Journal article
Cao, Yuefeng, Zhang, Minglei, Zhu, Yan, Martins, Rui P., Chan, Chi Hang. A Single-Channel 12-b 2-GS/s PVT-Robust Pipelined ADC With Sturdy Ring Amplifier and Time-Domain Quantizer[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2024.
Authors:
Cao, Yuefeng
;
Zhang, Minglei
;
Zhu, Yan
;
Martins, Rui P.
;
Chan, Chi Hang
Favorite
|
TC[WOS]:
1
TC[Scopus]:
2
IF:
4.6
/
5.6
|
Submit date:2024/07/04
Analog-to-digital Converter (Adc)
Process, Supply Voltage, And Temperature (Pvt)-robust
Sturdy Ring Amplifier (sRingamp)
Time-domain Quantizer
Time-to-digital Converter (Tdc)
Voltage-to-time Converter (Vtc)
A 0.013mm2 3.2ns Input Range 10-bit Cyclic Time-to-Digital Converter Using Gated Ring Oscillator With Phase Domain Reset in 65nm CMOS
Journal article
Lu, Xin, Wu, Jiangchao, Wang, Zhao, Xiang, Yifei, Liu, Liyuan, Mak, Pui In, Martins, Rui P., Law, Man Kay. A 0.013mm2 3.2ns Input Range 10-bit Cyclic Time-to-Digital Converter Using Gated Ring Oscillator With Phase Domain Reset in 65nm CMOS[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2024, 71(8), 3635 - 3639.
Authors:
Lu, Xin
;
Wu, Jiangchao
;
Wang, Zhao
;
Xiang, Yifei
;
Liu, Liyuan
; et al.
Favorite
|
TC[WOS]:
2
TC[Scopus]:
2
IF:
4.0
/
3.7
|
Submit date:2024/05/16
Coarse-fine Conversion
Cyclic Time-to-digital Converter (Tdc)
Delays
Gated-ring Oscillator (Gro)
Generators
Image Edge Detection
Logic Gates
Phase Domain Reset
Ring Oscillators
Signal Resolution
Switches
Low-Power Nyquist ADCs
Book chapter
出自: Analog Circuits and Signal Processing, Switzerland:Springer, 2023, 页码:131-180
Authors:
Minglei Zhang
;
Chi-Hang Chan
;
Yan Zhu
;
Rui P. Martins
Favorite
|
TC[Scopus]:
1
|
Submit date:2023/08/03
Analog-to-digital Converter (Adc)
Calibration
Low Supply Voltage
Pipeline
Successive Approximation Register (Sar)
Time-domain Converter (Tdc)
An 8-Bit 10-GS/s 16× Interpolation-Based Time-Domain ADC with <1.5-ps Uncalibrated Quantization Steps
Journal article
Zhang,Minglei, Zhu,Yan, Chan,Chi Hang, Martins,Rui P.. An 8-Bit 10-GS/s 16× Interpolation-Based Time-Domain ADC with <1.5-ps Uncalibrated Quantization Steps[J]. IEEE Journal of Solid-State Circuits, 2020, 55(12), 3225-3235.
Authors:
Zhang,Minglei
;
Zhu,Yan
;
Chan,Chi Hang
;
Martins,Rui P.
Favorite
|
TC[WOS]:
34
TC[Scopus]:
38
IF:
4.6
/
5.6
|
Submit date:2021/03/04
Analog-to-digital Converter (Adc)
High-speed Adc
Metastability
Process
Supply Voltage
And Temperature (Pvt) Robustness
Time Interpolation
Time Residue
Time-domain Adc
Time-to-digital Converter (Tdc)
A 0.6-V 13-bit 20-MS/s Two-Step TDC-Assisted SAR ADC with PVT Tracking and Speed-Enhanced Techniques
Journal article
Zhang,Minglei, Chan,Chi Hang, Zhu,Yan, Martins,Rui P.. A 0.6-V 13-bit 20-MS/s Two-Step TDC-Assisted SAR ADC with PVT Tracking and Speed-Enhanced Techniques[J]. IEEE Journal of Solid-State Circuits, 2019, 54(12), 3396-3409.
Authors:
Zhang,Minglei
;
Chan,Chi Hang
;
Zhu,Yan
;
Martins,Rui P.
Favorite
|
TC[WOS]:
27
TC[Scopus]:
41
IF:
4.6
/
5.6
|
Submit date:2021/03/09
Analog-to-digital Converter (Adc)
Low Power Supply
Process
Voltage
And Temperature (Pvt) Robustness
Successive Approximation Register (Sar)
Threshold Crossing Detector
Time Residue Generator (Trg)
Time-domain Adc
Time-to-digital Converter (Tdc)
Two-step Tdc
Voltage-to-time Converter (Vtc)