×
验证码:
换一张
Forgotten Password?
Stay signed in
Login With UMPASS
English
|
繁體
Login With UMPASS
Log In
ALL
ORCID
TI
AU
PY
SU
KW
TY
JN
DA
IN
PB
FP
ST
SM
Study Hall
Home
Faculties & Institutes
Scholars
Publications
Subjects
Statistics
News
Search in the results
Faculties & Institutes
THE STATE KEY LA... [2]
INSTITUTE OF MIC... [2]
Faculty of Scien... [2]
Authors
RUI PAULO DA SIL... [1]
LU YAN [1]
Document Type
Journal article [4]
Conference paper [1]
Date Issued
2023 [1]
2021 [1]
1994 [1]
1993 [1]
1990 [1]
Language
英語English [5]
Source Publication
Pattern Recognit... [2]
European Solid-S... [1]
IEEE Transaction... [1]
MICROELECTRONICS... [1]
Indexed By
SCIE [1]
Funding Organization
Funding Project
×
Knowledge Map
UM
Start a Submission
Submissions
Unclaimed
Claimed
Attach Fulltext
Bookmarks
Browse/Search Results:
1-5 of 5
Help
Selected(
0
)
Clear
Items/Page:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
Sort:
Select
Issue Date Ascending
Issue Date Descending
WOS Cited Times Ascending
WOS Cited Times Descending
Title Ascending
Title Descending
Author Ascending
Author Descending
Journal Impact Factor Ascending
Journal Impact Factor Descending
Submit date Ascending
Submit date Descending
Analog and Mixed-Signal CMOS Circuits: The emergence and leadership of a Lab, a reference Book and the future at the core of the A/D Interface in the IoE
Conference paper
Martins, Rui P.. Analog and Mixed-Signal CMOS Circuits: The emergence and leadership of a Lab, a reference Book and the future at the core of the A/D Interface in the IoE[C], 2023, 465-468.
Authors:
Martins, Rui P.
Favorite
|
TC[WOS]:
0
TC[Scopus]:
0
|
Submit date:2024/02/22
Analog And Mixed-signal Vlsi (ams-Vlsi)
Integrated Circuits (Ics)
Internet Of Everything (Ioe)
State Key Lab (skLab)
Constrained minimization of switched capacitor converter equivalent resistance by adjusting transistor sizes and duty cycles
Journal article
Mustafa, Yerzhan, Yin, Han, Lu, Yan, Ruderman, Alex. Constrained minimization of switched capacitor converter equivalent resistance by adjusting transistor sizes and duty cycles[J]. MICROELECTRONICS JOURNAL, 2021, 112, 105061.
Authors:
Mustafa, Yerzhan
;
Yin, Han
;
Lu, Yan
;
Ruderman, Alex
Favorite
|
TC[WOS]:
0
TC[Scopus]:
1
IF:
1.9
/
1.7
|
Submit date:2021/12/08
Constrained Optimization
Equivalent Resistance
Switched Capacitor Converter (Scc)
Vlsi
RPCT Algorithm and its VLSI Implementation
Journal article
Tang Y.Y., Suen C.Y.. RPCT Algorithm and its VLSI Implementation[J]. IEEE Transactions on Systems, Man and Cybernetics, 1994, 24(1), 87-99.
Authors:
Tang Y.Y.
;
Suen C.Y.
Favorite
|
TC[WOS]:
0
TC[Scopus]:
4
|
Submit date:2019/02/11
Algorithm-array Mapnina
Diagonal-diagonal Re-
Gional Projection Transformation
Horizontal-vertical Regional Projection Transformation
Linear Array Processors
Regional Projection Contour Transformation (Rpct)
Vlsi Architecture
Parallel regional projection transformation (RPT) and VLSI implementation
Journal article
Tang Y.Y., Cheng X., Tao L., Suen C.Y.. Parallel regional projection transformation (RPT) and VLSI implementation[J]. Pattern Recognition, 1993, 26(4), 627-641.
Authors:
Tang Y.Y.
;
Cheng X.
;
Tao L.
;
Suen C.Y.
Favorite
|
TC[WOS]:
0
TC[Scopus]:
1
|
Submit date:2019/02/11
Diagonal-diagonal Regional Projection
Horizontal-vertical Regional Projection Transformation (Hvrpt)
Parallel Algorithm
Pattern Recognition
Regional Projection Transformation (Rpt)
Transformation (Ddrpt)
Vlsi Architecture
Parallel image transformation and its VLSI implementation
Journal article
Cheng H.D., Tang Y.Y., Suen C.Y.. Parallel image transformation and its VLSI implementation[J]. Pattern Recognition, 1990, 23(10), 1113-1129.
Authors:
Cheng H.D.
;
Tang Y.Y.
;
Suen C.Y.
Favorite
|
TC[WOS]:
17
TC[Scopus]:
25
|
Submit date:2019/02/11
Image Normalization
Image Transformation
Parallel Processing
Real-time Processing
Vlsi Architecture