English | 繁體

Search in the results

UM

Browse/Search Results:  1-10 of 10 Help

Selected(0)Clear Items/Page:    Sort:
A 5mW 7b 2.4GS/s 1-then-2b/cycle SAR ADC with background offset calibration Conference paper
Chi-Hang Chan, Yan Zhu, Iok-Meng Ho, Wai-Hong Zhang, Seng-Pan U, Rui Paulo Martins. A 5mW 7b 2.4GS/s 1-then-2b/cycle SAR ADC with background offset calibration[C]. Institute of Electrical and Electronics Engineers Inc., 2017, 282-283.
Authors:  Chi-Hang Chan;  Yan Zhu;  Iok-Meng Ho;  Wai-Hong Zhang;  Seng-Pan U; et al.
Favorite | TC[WOS]:32 TC[Scopus]:37 | Submit date：2018/11/06
A reconfigurable bidirectional wireless power transceiver with maximum-current charging mode and 58.6% battery-to-battery efficiency Conference paper
Mo Huang, Yan Lu, Seng-Pan U, Rui P. Martins. A reconfigurable bidirectional wireless power transceiver with maximum-current charging mode and 58.6% battery-to-battery efficiency[C]. Institute of Electrical and Electronics Engineers Inc., 2017, 376-377.
Authors:  Mo Huang;  Yan Lu;  Seng-Pan U;  Rui P. Martins
Favorite | TC[WOS]:23 TC[Scopus]:23 | Submit date：2018/11/06
An output-capacitor-free analog-assisted digital low-dropout regulator with tri-loop control Conference paper
Mo Huang, Yan Lu, Seng-Pan U, Rui P. Martins. An output-capacitor-free analog-assisted digital low-dropout regulator with tri-loop control[C]. Institute of Electrical and Electronics Engineers Inc., 2017, 342-343.
Authors:  Mo Huang;  Yan Lu;  Seng-Pan U;  Rui P. Martins
Favorite | TC[WOS]:55 TC[Scopus]:65 | Submit date：2018/11/06
A 0.18V 382µW bluetooth low-energy (BLE) receiver with 1.33nW sleep power for energy-harvesting applications in 28nm CMOS Conference paper
Wei-Han Yu, Haidong Yi, Pui-In Mak, Jun Yin, Rui P. Martins. A 0.18V 382µW bluetooth low-energy (BLE) receiver with 1.33nW sleep power for energy-harvesting applications in 28nm CMOS[C]. Institute of Electrical and Electronics Engineers Inc., 2017, 414-415.
Authors:  Wei-Han Yu;  Haidong Yi;  Pui-In Mak;  Jun Yin;  Rui P. Martins
Favorite | TC[WOS]:34 TC[Scopus]:44 | Submit date：2018/11/06
A dual-symmetrical-output switched-capacitor converter with dynamic power cells and minimized cross regulation for application processors in 28nm CMOS Conference paper
Jiang, Junmin, Lu, Yan, Ki, Wing-Hung, Seng-Pan, U., Martins, Rui P.. A dual-symmetrical-output switched-capacitor converter with dynamic power cells and minimized cross regulation for application processors in 28nm CMOS[C]. Institute of Electrical and Electronics Engineers Inc., 2017, 344-345.
Authors:  Jiang, Junmin;  Lu, Yan;  Ki, Wing-Hung;  Seng-Pan, U.;  Martins, Rui P.
Favorite | TC[WOS]:22 TC[Scopus]:26 | Submit date：2018/11/06
20.5 A dual-symmetrical-output switched-capacitor converter with dynamic power cells and minimized cross regulation for application processors in 28nm CMOS Conference paper
Jiang, J., Lu, Y., Ki, W.-H., U, S.-P., Martins, R. P.. 20.5 A dual-symmetrical-output switched-capacitor converter with dynamic power cells and minimized cross regulation for application processors in 28nm CMOS[C], 2017.
Authors:  Jiang, J.;  Lu, Y.;  Ki, W.-H.;  U, S.-P.;  Martins, R. P.
Favorite |  | Submit date：2022/01/24
voltage-controlled oscillators  CMOS integrated circuits  low-power electronics  microprocessor chips  multiprocessing systems  power convertors  switched capacitor networks  
16.4 A 5mW 7b 2.4 GS/s 1-then-2b/cycle SAR ADC with background offset calibration Conference paper
Chan, C. H., Zhu, Y., Ho, I. M., Zhang, W. H., U, S. P., Martins, R. P.. 16.4 A 5mW 7b 2.4 GS/s 1-then-2b/cycle SAR ADC with background offset calibration[C], 2017.
Authors:  Chan, C. H.;  Zhu, Y.;  Ho, I. M.;  Zhang, W. H.;  U, S. P.; et al.
Favorite |  | Submit date：2022/01/25
SAR ADC  Offset Calibration  
Session 21 overview: Smart SoCs for innovative applications Conference paper
Antoine Dupret, Pui-In Mak, Eugenio Cantatore. Session 21 overview: Smart SoCs for innovative applications[C], 2017.
Authors:  Antoine Dupret;  Pui-In Mak;  Eugenio Cantatore
Favorite | TC[Scopus]:0 | Submit date：2019/03/14
16.4 A 5mW 7b 2.4GS/s 1-then-2b/cycle SAR ADC with background offset calibration Conference paper
Chan, C. H., Zhu, Y., Ho, I.M., Zhang, W.H., Martins, R. P.. 16.4 A 5mW 7b 2.4GS/s 1-then-2b/cycle SAR ADC with background offset calibration[C], 2017.
Authors:  Chan, C. H.;  Zhu, Y.;   Ho, I.M.;  Zhang, W.H.;  Martins, R. P.
Favorite |  | Submit date：2022/01/25
—Analog-to-digital converter (ADC)  successive approximation architecture  low power  switched-capacitor circuits.  
22.2 A 1.7mm2inductorless fully integrated flipping-capacitor rectifier (FCR) for piezoelectric energy harvesting with 483% power-extraction enhancement Conference paper
Zhiyuan Chen, Man-Kay Law, Pui-In Mak, Wing-Hung Ki, Rui P. Martins. 22.2 A 1.7mm2inductorless fully integrated flipping-capacitor rectifier (FCR) for piezoelectric energy harvesting with 483% power-extraction enhancement[C], 2017.
Authors:  Zhiyuan Chen;  Man-Kay Law;  Pui-In Mak;  Wing-Hung Ki;  Rui P. Martins
Favorite | TC[WOS]:19 TC[Scopus]:24 | Submit date：2019/03/14