×
验证码:
换一张
Forgotten Password?
Stay signed in
Login With UMPASS
English
|
繁體
Login With UMPASS
Log In
ALL
ORCID
TI
AU
PY
SU
KW
TY
JN
DA
IN
PB
FP
ST
SM
Study Hall
Image search
Paste the image URL
Home
Faculties & Institutes
Scholars
Publications
Subjects
Statistics
News
Search in the results
Faculties & Institutes
Faculty of Scien... [6]
INSTITUTE OF MIC... [5]
THE STATE KEY LA... [3]
Authors
SIN SAI WENG [6]
GUO MINGQIANG [5]
RUI PAULO DA SIL... [3]
Document Type
Journal article [4]
Conference paper [2]
Date Issued
2020 [3]
2019 [2]
2018 [1]
Language
英語English [6]
Source Publication
IEEE Journal of ... [2]
IEEE Access [1]
IEEE Symposium o... [1]
IEEE Transaction... [1]
Proceedings of t... [1]
Indexed By
SCIE [4]
CPCI-S [2]
EI [2]
Funding Organization
Funding Project
×
Knowledge Map
UM
Start a Submission
Submissions
Unclaimed
Claimed
Attach Fulltext
Bookmarks
Browse/Search Results:
1-6 of 6
Help
Selected(
0
)
Clear
Items/Page:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
Sort:
Select
Issue Date Ascending
Issue Date Descending
Title Ascending
Title Descending
Author Ascending
Author Descending
WOS Cited Times Ascending
WOS Cited Times Descending
Submit date Ascending
Submit date Descending
Journal Impact Factor Ascending
Journal Impact Factor Descending
A 5 GS/s 29 mW Interleaved SAR ADC with 48.5 dB SNDR Using Digital-Mixing Background Timing-Skew Calibration for Direct Sampling Applications
Journal article
Guo,Mingqiang, Mao,Jiaji, Sin,Sai Weng, Wei,Hegong, Martins,Rui P.. A 5 GS/s 29 mW Interleaved SAR ADC with 48.5 dB SNDR Using Digital-Mixing Background Timing-Skew Calibration for Direct Sampling Applications[J]. IEEE Access, 2020, 8, 138944-138954.
Authors:
Guo,Mingqiang
;
Mao,Jiaji
;
Sin,Sai Weng
;
Wei,Hegong
;
Martins,Rui P.
Adobe PDF
|
Favorite
|
TC[WOS]:
17
TC[Scopus]:
22
IF:
3.4
/
3.7
|
Submit date:2021/03/09
Analog-to-digital Converter (Adc)
Digital Background Calibration
Digital-mixing
Time-interleaved (Ti) Adc
Timing Mismatch
A 1.6-GS/s 12.2-mW Seven-/Eight-Way Split Time-Interleaved SAR ADC Achieving 54.2-dB SNDR with Digital Background Timing Mismatch Calibration
Journal article
Guo,Mingqiang, Mao,Jiaji, Sin,Sai Weng, Wei,Hegong, Martins,Rui P.. A 1.6-GS/s 12.2-mW Seven-/Eight-Way Split Time-Interleaved SAR ADC Achieving 54.2-dB SNDR with Digital Background Timing Mismatch Calibration[J]. IEEE Journal of Solid-State Circuits, 2020, 55(3), 693-705.
Authors:
Guo,Mingqiang
;
Mao,Jiaji
;
Sin,Sai Weng
;
Wei,Hegong
;
Martins,Rui P.
Adobe PDF
|
Favorite
|
TC[WOS]:
50
TC[Scopus]:
53
IF:
4.6
/
5.6
|
Submit date:2021/03/04
Analog-to-digital Converter (Adc)
Digital Background Calibration
Split Adc
Time-interleaved (Ti) Adc
Timing-skew Mismatch
A 1.6-GS/s 12.2-mW Seven-/Eight-Way Split Time-Interleaved SAR ADC Achieving 54.2-dB SNDR With Digital Background Timing Mismatch Calibration
Journal article
Guo Mingqiang, Mao Jiaji, Sin Sai-Weng, Wei Hegong, Rui P. Martins. A 1.6-GS/s 12.2-mW Seven-/Eight-Way Split Time-Interleaved SAR ADC Achieving 54.2-dB SNDR With Digital Background Timing Mismatch Calibration[J]. IEEE Journal of Solid-State Circuits, 2020, 55(3), 693-705.
Authors:
Guo Mingqiang
;
Mao Jiaji
;
Sin Sai-Weng
;
Wei Hegong
;
Rui P. Martins
Adobe PDF
|
Favorite
|
TC[WOS]:
50
TC[Scopus]:
53
IF:
4.6
/
5.6
|
Submit date:2022/08/20
Analog-to-Digital Converter (Adc), Digital Background CalibraTion, Split Adc, Time-interleaved (Ti) Adc, Timing-skew Mismatch
A 29mW 5GS/s Time-interleaved SAR ADC achieving 48.5dB SNDR with Fully-Digital Timing-Skew Calibration Based on Digital-Mixing
Conference paper
Guo,Mingqiang, Mao,Jiaji, Sin,Sai Weng, Wei,Hegong, Martins,R. P.. A 29mW 5GS/s Time-interleaved SAR ADC achieving 48.5dB SNDR with Fully-Digital Timing-Skew Calibration Based on Digital-Mixing[C], IEEE, 345 E 47TH ST, NEW YORK, NY 10017 USA:IEEE, 2019, C76-C77.
Authors:
Guo,Mingqiang
;
Mao,Jiaji
;
Sin,Sai Weng
;
Wei,Hegong
;
Martins,R. P.
Adobe PDF
|
Favorite
|
TC[WOS]:
24
TC[Scopus]:
27
|
Submit date:2021/03/09
A 10b 1.6GS/s 12.2mW 7/8-way Split Time-interleaved SAR ADC with Digital Background Mismatch Calibration
Conference paper
Guo,Mingqiang, Mao,Jiaji, Sin,Sai Weng, Wei,Hegong, Martins,R. P.. A 10b 1.6GS/s 12.2mW 7/8-way Split Time-interleaved SAR ADC with Digital Background Mismatch Calibration[C], IEEE, 345 E 47TH ST, NEW YORK, NY 10017 USA:IEEE, 2019, 8780222.
Authors:
Guo,Mingqiang
;
Mao,Jiaji
;
Sin,Sai Weng
;
Wei,Hegong
;
Martins,R. P.
Adobe PDF
|
Favorite
|
TC[WOS]:
13
TC[Scopus]:
9
|
Submit date:2021/03/09
Sar Analog-to-digital Converter (Adc)
Time-interleaved (Ti) Adc
Timing-skew Calibration
Split Adc
Background Mismatch Calibration
A 14-Bit Split-Pipeline ADC With Self-Adjusted Opamp-Sharing Duty-Cycle and Bias Current
Journal article
Mao, Jiaji, Guo, Mingqiang, Sin, Sai-Weng, Martins, Rui Paulo. A 14-Bit Split-Pipeline ADC With Self-Adjusted Opamp-Sharing Duty-Cycle and Bias Current[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2018, 65(10), 1380-1384.
Authors:
Mao, Jiaji
;
Guo, Mingqiang
;
Sin, Sai-Weng
;
Martins, Rui Paulo
Adobe PDF
|
Favorite
|
TC[WOS]:
8
TC[Scopus]:
10
IF:
4.0
/
3.7
|
Submit date:2018/10/30
Analog-to-digital Conversion
Digital Background Calibration
Pipelined Adc
Split Adc
Opamp-sharing Technique