×
验证码:
换一张
Forgotten Password?
Stay signed in
Login With UMPASS
English
|
繁體
Login With UMPASS
Log In
ALL
ORCID
TI
AU
PY
SU
KW
TY
JN
DA
IN
PB
FP
ST
SM
Study Hall
Image search
Paste the image URL
Home
Faculties & Institutes
Scholars
Publications
Subjects
Statistics
News
Search in the results
Faculties & Institutes
Faculty of Scien... [5]
INSTITUTE OF MIC... [4]
THE STATE KEY LA... [2]
Authors
SIN SAI WENG [3]
RUI PAULO DA SIL... [2]
MAK PUI IN [2]
LAW MAN KAY [2]
VAI MANG I [1]
Document Type
Journal article [4]
Conference paper [2]
Date Issued
2021 [2]
2019 [2]
2018 [1]
2013 [1]
Language
英語English [5]
Source Publication
2013 IEEE Intern... [1]
IEEE JOURNAL OF ... [1]
IEEE Journal of ... [1]
IEEE Journal of ... [1]
IET Circuits Dev... [1]
Proceedings - IE... [1]
More...
Indexed By
CPCI-S [3]
SCIE [3]
Funding Organization
Funding Project
×
Knowledge Map
UM
Start a Submission
Submissions
Unclaimed
Claimed
Attach Fulltext
Bookmarks
Browse/Search Results:
1-6 of 6
Help
Selected(
0
)
Clear
Items/Page:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
Sort:
Select
Submit date Ascending
Submit date Descending
Issue Date Ascending
Issue Date Descending
Author Ascending
Author Descending
Title Ascending
Title Descending
Journal Impact Factor Ascending
Journal Impact Factor Descending
WOS Cited Times Ascending
WOS Cited Times Descending
Theoretical total harmonic distortion evaluation based on digital to analogue converter mismatch to improve the linearity of successive approximation register analogue to digital converter
Journal article
Dong, Li, Song, Yan, Zhang, Bing, Lan, Zhechong, Xin, Youze, Liu, Liheng, Li, Ken, Wang, Xiaofei, Geng, Li. Theoretical total harmonic distortion evaluation based on digital to analogue converter mismatch to improve the linearity of successive approximation register analogue to digital converter[J]. IET Circuits Devices & Systems, 2021, 16(2), 189-199.
Authors:
Dong, Li
;
Song, Yan
;
Zhang, Bing
;
Lan, Zhechong
;
Xin, Youze
; et al.
Favorite
|
TC[WOS]:
1
TC[Scopus]:
2
IF:
1.0
/
1.0
|
Submit date:2022/03/28
Analog-to-digital Converter
Dynamic Element Matching
Successive Approximation Register
Time-based Integral Error
Total Harmonic Distribution
A Time-Interleaved 2nd-Order ΔΣ Modulator Achieving 5-MHz Bandwidth and 86.1-dB SNDR Using Digital Feed-Forward Extrapolation
Journal article
Jiang, Dongyang, Qi, Liang, Sin, Sai Weng, Maloberti, Franco, Martins, Rui P.. A Time-Interleaved 2nd-Order ΔΣ Modulator Achieving 5-MHz Bandwidth and 86.1-dB SNDR Using Digital Feed-Forward Extrapolation[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2021, 56(8), 2375-2387.
Authors:
Jiang, Dongyang
;
Qi, Liang
;
Sin, Sai Weng
;
Maloberti, Franco
;
Martins, Rui P.
Favorite
|
TC[WOS]:
13
TC[Scopus]:
14
IF:
4.6
/
5.6
|
Submit date:2021/09/20
Analog-to-digital Converter (Adc)
Data Weighting Average (Dwa)
Delta-sigma Modulator (Dsm)
Digital Bank Filters
Digital-to-analog Converter (Dac)
Discrete-time (Dt)
Dithering
Dynamic Element Matching (Dem)
Extrapolation
Noise-coupling
Time-domain Analysis
Time-interleaved (Ti)
A 550-μW 20-kHz BW 100.8-dB SNDR Linear-Exponential Multi-Bit Incremental Σ Δ ADC With 256 Clock Cycles in 65-nm CMOS
Journal article
Wang, B., Sin, S. W., U, S.P., Maloberti, F., Martins, R. P.. A 550-μW 20-kHz BW 100.8-dB SNDR Linear-Exponential Multi-Bit Incremental Σ Δ ADC With 256 Clock Cycles in 65-nm CMOS[J]. IEEE Journal of Solid-State Circuits (Invited Special Issue of VLSI), 2019, 1161-1172.
Authors:
Wang, B.
;
Sin, S. W.
;
U, S.P.
;
Maloberti, F.
;
Martins, R. P.
Favorite
|
IF:
4.6
/
5.6
|
Submit date:2022/01/25
Analog-to-digital Converter
Iadc
Incremental Adc
Sigma-delta
Linear
Exponential
Accumulation
Two-phase
Multi-bit
Mismatch Error
Dynamic Element Matching (Dem)
Data Weighting Average (Dwa)
High Linearity
Notch
A 550μ W 20-kHz BW 100.8-dB SNDR Linear- Exponential Multi-Bit Incremental ΣΔ ADC with 256 Clock Cycles in 65-nm CMOS
Journal article
Wang, B., Sin,Sai Weng, Seng-Pan,S. P.U., Maloberti,Franco, Martins,Rui P.. A 550μ W 20-kHz BW 100.8-dB SNDR Linear- Exponential Multi-Bit Incremental ΣΔ ADC with 256 Clock Cycles in 65-nm CMOS[J]. IEEE Journal of Solid-State Circuits, 2019, 54(4), 1161-1172.
Authors:
Wang, B.
;
Sin,Sai Weng
;
Seng-Pan,S. P.U.
;
Maloberti,Franco
;
Martins,Rui P.
Favorite
|
TC[WOS]:
44
TC[Scopus]:
55
IF:
4.6
/
5.6
|
Submit date:2021/03/09
Analog-to-digital Converter (Adc)
Data Weighting Average
Dynamic Element Matching (Dem)
High Linearity
Incremental Adc (iAdc)
Linear-exponential Accumulation
Mismatch Error
Multi-bit
Notch
Sigma Delta
Two Phase
A 310 nW 14.2-bit iterative-incremental ADC for wearable sensing systems
Conference paper
Tan-Tan Zhang, Man-Kay Law, Bo Wang, Pui-In Mak, Mang-I Vai, Rui P. Martins. A 310 nW 14.2-bit iterative-incremental ADC for wearable sensing systems[C], 2018, 1-4.
Authors:
Tan-Tan Zhang
;
Man-Kay Law
;
Bo Wang
;
Pui-In Mak
;
Mang-I Vai
; et al.
Favorite
|
TC[WOS]:
3
TC[Scopus]:
1
|
Submit date:2019/02/11
Chopping
Dynamic Element Matching
Energy Efficiency
Incremental Adc
Sensor Interface
Two-step
Ultra-low-power
Vearable Sensing System
An ultra-low power CMOS smart temperature sensor for clinical temperature monitoring
Conference paper
Tao Wu, Man-Kay Law, Pui-In Mak, Rui P. Martins. An ultra-low power CMOS smart temperature sensor for clinical temperature monitoring[C]:IEEE, 345 E 47TH ST, NEW YORK, NY 10017 USA, 2013.
Authors:
Tao Wu
;
Man-Kay Law
;
Pui-In Mak
;
Rui P. Martins
Favorite
|
TC[WOS]:
7
TC[Scopus]:
5
|
Submit date:2019/02/11
Cmos Smart Temperature Sensor
Clinical Temperature Monitoring Application
Dynamic Element Matching
Sigma-delta Modulation
Ultra-low Power