×
验证码:
换一张
Forgotten Password?
Stay signed in
Login With UMPASS
English
|
繁體
Login With UMPASS
Log In
ALL
ORCID
TI
AU
PY
SU
KW
TY
JN
DA
IN
PB
FP
ST
SM
Study Hall
Home
Faculties & Institutes
Scholars
Publications
Subjects
Statistics
News
Search in the results
Faculties & Institutes
INSTITUTE OF MIC... [2]
Faculty of Scien... [2]
THE STATE KEY LA... [1]
Authors
MAK PUI IN [1]
CHEN YONG [1]
LU YAN [1]
Document Type
Journal article [2]
Date Issued
2019 [1]
2018 [1]
Language
英語English [2]
Source Publication
IEEE Access [1]
IEEE Solid-State... [1]
Indexed By
ESCI [1]
SCIE [1]
Funding Organization
Funding Project
×
Knowledge Map
UM
Start a Submission
Submissions
Unclaimed
Claimed
Attach Fulltext
Bookmarks
Browse/Search Results:
1-2 of 2
Help
Selected(
0
)
Clear
Items/Page:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
Sort:
Select
Journal Impact Factor Ascending
Journal Impact Factor Descending
Issue Date Ascending
Issue Date Descending
Submit date Ascending
Submit date Descending
WOS Cited Times Ascending
WOS Cited Times Descending
Title Ascending
Title Descending
Author Ascending
Author Descending
A 10.6-mW 26.4-GHz Dual-Loop Type-II Phase-Locked Loop Using Dynamic Frequency Detector and Phase Detector
Journal article
Yang,Zunsong, Chen,Yong, Yang,Shiheng, Mak,Pui In, Martins,Rui P.. A 10.6-mW 26.4-GHz Dual-Loop Type-II Phase-Locked Loop Using Dynamic Frequency Detector and Phase Detector[J]. IEEE Access, 2019, 8, 2222-2232.
Authors:
Yang,Zunsong
;
Chen,Yong
;
Yang,Shiheng
;
Mak,Pui In
;
Martins,Rui P.
Favorite
|
TC[WOS]:
19
TC[Scopus]:
20
IF:
3.4
/
3.7
|
Submit date:2021/03/09
Cmos
Dual Loop
Phase-locked Loop (Pll)
Frequency Detector (Fd)
Phase Detector (Pd)
Figure-of-merit (Fom)
Millimeter (Mm)-wave
Voltage-to-current Converter (Vic)
Voltage-controlled Oscillator (Vco)
Divider-by-4
Dynamic Latch
A digital LDO with Co-SA logics and TSPC dynamic latches for fast transient response
Journal article
Zhao,Lei, Lu,Yan, Martins,Rui P.. A digital LDO with Co-SA logics and TSPC dynamic latches for fast transient response[J]. IEEE Solid-State Circuits Letters, 2018, 1(6), 154-157.
Authors:
Zhao,Lei
;
Lu,Yan
;
Martins,Rui P.
Favorite
|
TC[WOS]:
13
TC[Scopus]:
16
IF:
2.2
/
2.0
|
Submit date:2021/03/09
Continuous-time Comparator
Digital Low-dropout Regulator (Dldo)
Dynamic Logic
Transient Response
True Single-phase Clock (Tspc) Latch