×
验证码:
换一张
Forgotten Password?
Stay signed in
Login With UMPASS
English
|
繁體
Login With UMPASS
Log In
ALL
ORCID
TI
AU
PY
SU
KW
TY
JN
DA
IN
PB
FP
ST
SM
Study Hall
Image search
Paste the image URL
Home
Faculties & Institutes
Scholars
Publications
Subjects
Statistics
News
Search in the results
Faculties & Institutes
INSTITUTE OF MIC... [3]
Faculty of Scien... [3]
Authors
MAK PUI IN [3]
YIN JUN [3]
RUI PAULO DA SIL... [1]
Document Type
Journal article [2]
Conference paper [1]
Date Issued
2024 [2]
2022 [1]
Language
英語English [3]
Source Publication
Digest of Papers... [1]
IEEE Journal of ... [1]
IEEE Transaction... [1]
Indexed By
SCIE [2]
CPCI-S [1]
Funding Organization
Funding Project
×
Knowledge Map
UM
Start a Submission
Submissions
Unclaimed
Claimed
Attach Fulltext
Bookmarks
Browse/Search Results:
1-3 of 3
Help
Selected(
0
)
Clear
Items/Page:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
Sort:
Select
Submit date Ascending
Submit date Descending
Issue Date Ascending
Issue Date Descending
Author Ascending
Author Descending
Title Ascending
Title Descending
Journal Impact Factor Ascending
Journal Impact Factor Descending
WOS Cited Times Ascending
WOS Cited Times Descending
A 23.2-to-26-GHz Low-Jitter Fast-Locking Sub-Sampling PLL Based on a Function-Reused VCO-Buffer and a Type-I FLL With Rapid Phase Alignment
Journal article
Li, Haoran, Xu, Tailong, Meng, Xi, Yin, Jun, Martins, Rui P., Mak, Pui In. A 23.2-to-26-GHz Low-Jitter Fast-Locking Sub-Sampling PLL Based on a Function-Reused VCO-Buffer and a Type-I FLL With Rapid Phase Alignment[J]. IEEE Journal of Solid-State Circuits, 2024.
Authors:
Li, Haoran
;
Xu, Tailong
;
Meng, Xi
;
Yin, Jun
;
Martins, Rui P.
; et al.
Favorite
|
TC[WOS]:
0
TC[Scopus]:
0
IF:
4.6
/
5.6
|
Submit date:2024/10/10
Fast Locking
Frequency Synthesis
Frequency-locked Loop (Fll)
Low Jitter
Millimeter-wave (Mm-wave)
Phase-locked Loop (Pll)
Reference (Ref.) Spur
Sub-sampling Phase Detector (Sspd)
Voltage-controlled Oscillator (Vco)
A 21.8-41.6-GHz Low Jitter and High FoMj Fast-Locking Subsampling PLL With Dead Zone Automatic Controller
Journal article
Chen, Wen, Shu, Yiyang, Yin, Jun, Mak, Pui In, Gao, Xiang, Luo, Xun. A 21.8-41.6-GHz Low Jitter and High FoMj Fast-Locking Subsampling PLL With Dead Zone Automatic Controller[J]. IEEE Transactions on Microwave Theory and Techniques, 2024.
Authors:
Chen, Wen
;
Shu, Yiyang
;
Yin, Jun
;
Mak, Pui In
;
Gao, Xiang
; et al.
Favorite
|
TC[WOS]:
0
TC[Scopus]:
0
IF:
4.1
/
4.2
|
Submit date:2024/05/16
Detectors
Fast Locking
Frequency Locked Loops
Jitter
Jitter
Millimeter Wave (mm-Wave)
Phase Locked Loops
Phase Noise
Subsampling Phase-locked Loop (Sspll)
Voltage-controlled Oscillators
Wideband
Wideband
A 21.8-41.6GHz Fast-Locking Sub-Sampling PLL with Dead Zone Automatic Controller Achieving 62.7-fs Jitter and-250.3dB FoM
Conference paper
Wen Chen, Yiyang Shu, Huizhen Jenny Qian, Jun Yin, Pui-In Mak, Xiang Gao, Xun Luo. A 21.8-41.6GHz Fast-Locking Sub-Sampling PLL with Dead Zone Automatic Controller Achieving 62.7-fs Jitter and-250.3dB FoM[C], 2022, 159-162.
Authors:
Wen Chen
;
Yiyang Shu
;
Huizhen Jenny Qian
;
Jun Yin
;
Pui-In Mak
; et al.
Favorite
|
TC[WOS]:
8
TC[Scopus]:
8
|
Submit date:2023/01/30
Fast-locking
Jitter
Millimeter-wave (Mmw)
Sub-sampling Phase-locked Loop (Sspll)
Wideband