×
验证码:
换一张
Forgotten Password?
Stay signed in
Login With UMPASS
English
|
繁體
Login With UMPASS
Log In
ALL
ORCID
TI
AU
PY
SU
KW
TY
JN
DA
IN
PB
FP
ST
SM
Study Hall
Image search
Paste the image URL
Home
Faculties & Institutes
Scholars
Publications
Subjects
Statistics
News
Search in the results
Faculties & Institutes
INSTITUTE OF MIC... [4]
Faculty of Scien... [3]
THE STATE KEY LA... [2]
THE STATE KEY LA... [2]
Faculty of Busin... [1]
Authors
RUI PAULO DA SIL... [3]
UN KA FAI [3]
MAK PUI IN [2]
YU WEI HAN [2]
LAM CHI SENG [1]
ZHU YAN [1]
More...
Document Type
Journal article [5]
Conference paper [1]
Date Issued
2024 [2]
2023 [2]
2022 [1]
2015 [1]
Language
英語English [5]
Source Publication
IEEE Transaction... [2]
IEEE Journal of ... [1]
IEEE Transaction... [1]
Journal of Infor... [1]
Proceedings - 20... [1]
Indexed By
SCIE [4]
CPCI-S [1]
EI [1]
Funding Organization
Funding Project
Ultra Low Power ... [1]
×
Knowledge Map
UM
Start a Submission
Submissions
Unclaimed
Claimed
Attach Fulltext
Bookmarks
Browse/Search Results:
1-6 of 6
Help
Selected(
0
)
Clear
Items/Page:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
Sort:
Select
Issue Date Ascending
Issue Date Descending
Title Ascending
Title Descending
Author Ascending
Author Descending
WOS Cited Times Ascending
WOS Cited Times Descending
Submit date Ascending
Submit date Descending
Journal Impact Factor Ascending
Journal Impact Factor Descending
CLUT-CIM: A Capacitance Lookup Table-Based Analog Compute-in-Memory Macro With Signed-Channel Training and Weight Updating for Nonuniform Quantization
Journal article
Fu, Yuzhao, Li, Jixuan, Yu, Wei Han, Un, Ka Fai, Chan, Chi Hang, Zhu, Yan, Martins, Rui P., Mak, Pui In. CLUT-CIM: A Capacitance Lookup Table-Based Analog Compute-in-Memory Macro With Signed-Channel Training and Weight Updating for Nonuniform Quantization[J]. IEEE Transactions on Circuits and Systems I: Regular Papers, 2024.
Authors:
Fu, Yuzhao
;
Li, Jixuan
;
Yu, Wei Han
;
Un, Ka Fai
;
Chan, Chi Hang
; et al.
Favorite
|
TC[WOS]:
0
TC[Scopus]:
0
IF:
5.2
/
4.5
|
Submit date:2024/07/04
Capacitance Lookup Table (Clut)
Circuits
Common Information Model (Computing)
Compute-in-memory (Cim)
Energy Efficiency
High Energy Efficiency
In-memory Computing
Indexes
Nonuniform Quantization (Nuq)
Table Lookup
Thermometers
Weight Updating
A 28-nm 19.9-to-258.5-TOPS/W 8b Digital Computing-in-Memory Processor With Two-Cycle Macro Featuring Winograd-Domain Convolution and Macro-Level Parallel Dual-Side Sparsity
Journal article
Wu, Hao, Chen, Yong, Yuan, Yiyang, Yue, Jinshan, Wang, Xinghua, Li, Xiaoran, Zhang, Feng. A 28-nm 19.9-to-258.5-TOPS/W 8b Digital Computing-in-Memory Processor With Two-Cycle Macro Featuring Winograd-Domain Convolution and Macro-Level Parallel Dual-Side Sparsity[J]. IEEE Journal of Solid-State Circuits, 2024.
Authors:
Wu, Hao
;
Chen, Yong
;
Yuan, Yiyang
;
Yue, Jinshan
;
Wang, Xinghua
; et al.
Favorite
|
TC[WOS]:
0
TC[Scopus]:
0
IF:
4.6
/
5.6
|
Submit date:2024/07/04
Accuracy
Artificial Intelligence
Artificial Intelligence (Ai)
Circuits
Cmos
Computing-in-memory (Cim)
Energy Efficiency
Energy Efficiency
Look-up Table (Lut)
Multiply-accumulation (Mac)
Neural Network (Nn)
Power Demand
Radix16
Table Lookup
Throughput
Unstructured Sparsity
Winograd Convolution
MPipeMoE: Memory Efficient MoE for Pre-trained Models with Adaptive Pipeline Parallelism
Conference paper
Zhang, Zheng, Yang, Donglin, Xia, Yaqi, Ding, Liang, Tao, Dacheng, Zhou, Xiaobo, Cheng, Dazhao. MPipeMoE: Memory Efficient MoE for Pre-trained Models with Adaptive Pipeline Parallelism[C], USA:Institute of Electrical and Electronics Engineers Inc., 2023, 167-177.
Authors:
Zhang, Zheng
;
Yang, Donglin
;
Xia, Yaqi
;
Ding, Liang
;
Tao, Dacheng
; et al.
Favorite
|
TC[WOS]:
1
TC[Scopus]:
1
|
Submit date:2023/08/08
Mixture Of Experts
Pipeline Parallelism
Distributed Training
Memory Efficiency
An FPGA-Based Transformer Accelerator Using Output Block Stationary Dataflow for Object Recognition Applications
Journal article
Zhao, Zhongyu, Cao, Rujian, Un, Ka Fai, Yu, Wei Han, Mak, Pui In, Martins, Rui P.. An FPGA-Based Transformer Accelerator Using Output Block Stationary Dataflow for Object Recognition Applications[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2023, 70(1), 281-285.
Authors:
Zhao, Zhongyu
;
Cao, Rujian
;
Un, Ka Fai
;
Yu, Wei Han
;
Mak, Pui In
; et al.
Favorite
|
TC[WOS]:
8
TC[Scopus]:
12
IF:
4.0
/
3.7
|
Submit date:2022/08/08
Transformers
Energy Efficiency
Broadcasting
Convolutional Neural Networks
Integrated Circuit Modeling
Field Programmable Gate Arrays
Random Access Memory
Dataflow
Digital Accelerator
Energy-efficient
Field-programmable Gate Array (Fpga)
Energy Efficiency
Image Recognition
Transformer
An FPGA-Based Energy-Efficient Reconfigurable Depthwise Separable Convolution Accelerator for Image Recognition
Journal article
Lei Xuan, Ka-Fai Un, Chi-Seng Lam, Rui P. Martins. An FPGA-Based Energy-Efficient Reconfigurable Depthwise Separable Convolution Accelerator for Image Recognition[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2022, 69(10), 4003-4007.
Authors:
Lei Xuan
;
Ka-Fai Un
;
Chi-Seng Lam
;
Rui P. Martins
Favorite
|
TC[WOS]:
26
TC[Scopus]:
26
IF:
4.0
/
3.7
|
Submit date:2022/06/14
Frequency Modulation
Field Programmable Gate Arrays
Energy Efficiency
Memory Management
Random Access Memory
Arrays
Computational Cost
Convolutional Neural Network (Cnn)
Field-programmable Gate Array (Fpga)
Mobilenetv2
Neural Network
Quantization
An Assessment of Acceptability and Use of Computer Aided Translation Systems: The Case of Macao Government
Journal article
Kin Meng Sam, Ming Gao, Chris R Chatwin. An Assessment of Acceptability and Use of Computer Aided Translation Systems: The Case of Macao Government[J]. Journal of Information Technology Management, 2015, 26(2), 56 – 69.
Authors:
Kin Meng Sam
;
Ming Gao
;
Chris R Chatwin
Favorite
|
|
Submit date:2019/12/03
Efficiency Requirements,
Repetition Rate
Terminology Database
Translation Memory
Macao Government Translators