×
验证码:
换一张
Forgotten Password?
Stay signed in
Login With UMPASS
English
|
繁體
Login With UMPASS
Log In
ALL
ORCID
TI
AU
PY
SU
KW
TY
JN
DA
IN
PB
FP
ST
SM
Study Hall
Image search
Paste the image URL
Home
Faculties & Institutes
Scholars
Publications
Subjects
Statistics
News
Search in the results
Faculties & Institutes
THE STATE KEY LA... [1]
INSTITUTE OF MIC... [1]
Faculty of Scien... [1]
Authors
RUI PAULO DA SIL... [1]
UN KA FAI [1]
LAM CHI SENG [1]
Document Type
Journal article [1]
Date Issued
2022 [1]
Language
英語English [1]
Source Publication
IEEE Transaction... [1]
Indexed By
EI [1]
SCIE [1]
Funding Organization
Funding Project
Ultra Low Power ... [1]
×
Knowledge Map
UM
Start a Submission
Submissions
Unclaimed
Claimed
Attach Fulltext
Bookmarks
Browse/Search Results:
1-1 of 1
Help
Selected(
0
)
Clear
Items/Page:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
Sort:
Select
Issue Date Ascending
Issue Date Descending
Title Ascending
Title Descending
Author Ascending
Author Descending
WOS Cited Times Ascending
WOS Cited Times Descending
Submit date Ascending
Submit date Descending
Journal Impact Factor Ascending
Journal Impact Factor Descending
An FPGA-Based Energy-Efficient Reconfigurable Depthwise Separable Convolution Accelerator for Image Recognition
Journal article
Lei Xuan, Ka-Fai Un, Chi-Seng Lam, Rui P. Martins. An FPGA-Based Energy-Efficient Reconfigurable Depthwise Separable Convolution Accelerator for Image Recognition[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2022, 69(10), 4003-4007.
Authors:
Lei Xuan
;
Ka-Fai Un
;
Chi-Seng Lam
;
Rui P. Martins
Favorite
|
TC[WOS]:
26
TC[Scopus]:
26
IF:
4.0
/
3.7
|
Submit date:2022/06/14
Frequency Modulation
Field Programmable Gate Arrays
Energy Efficiency
Memory Management
Random Access Memory
Arrays
Computational Cost
Convolutional Neural Network (Cnn)
Field-programmable Gate Array (Fpga)
Mobilenetv2
Neural Network
Quantization