×
验证码:
换一张
Forgotten Password?
Stay signed in
Login With UMPASS
English
|
繁體
Login With UMPASS
Log In
ALL
ORCID
TI
AU
PY
SU
KW
TY
JN
DA
IN
PB
FP
ST
SM
Study Hall
Image search
Paste the image URL
Home
Faculties & Institutes
Scholars
Publications
Subjects
Statistics
News
Search in the results
Faculties & Institutes
THE STATE KEY LA... [1]
INSTITUTE OF MIC... [1]
Faculty of Scien... [1]
Authors
RUI PAULO DA SIL... [1]
MAK PUI IN [1]
YIN JUN [1]
Document Type
Book chapter [1]
Date Issued
2020 [1]
Language
英語English [1]
Source Publication
Phase-Locked Fre... [1]
Indexed By
BKCI-S [1]
Funding Organization
Funding Project
×
Knowledge Map
UM
Start a Submission
Submissions
Unclaimed
Claimed
Attach Fulltext
Bookmarks
Browse/Search Results:
1-1 of 1
Help
Selected(
0
)
Clear
Items/Page:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
Sort:
Select
Issue Date Ascending
Issue Date Descending
Title Ascending
Title Descending
Author Ascending
Author Descending
WOS Cited Times Ascending
WOS Cited Times Descending
Submit date Ascending
Submit date Descending
Journal Impact Factor Ascending
Journal Impact Factor Descending
Multiplying DLLs
Book chapter
出自: Phase-Locked Frequency Generation and Clocking: Architectures and circuits for modern wireless and wireline systems, INST ENGINEERING TECH-IET, MICHAEL FARADAY HOUSE, STEVENAGE, HERTS SG1 2AY, ENGLAND:Institution of Engineering and Technology, 2020, 页码:645-664
Authors:
Yang, Shiheng
;
Yin, Jun
;
Mak, Pui In
;
Martins, Rui P.
Favorite
|
TC[WOS]:
0
TC[Scopus]:
0
|
Submit date：2021/12/03
Clocks
Delay Lock Loops
Jitter
Low-power Electronics
Multiplying Circuits
System-on-chip
Voltage-controlled Oscillators
