×
验证码:
换一张
Forgotten Password?
Stay signed in
Login With UMPASS
English
|
繁體
Login With UMPASS
Log In
ALL
ORCID
TI
AU
PY
SU
KW
TY
JN
DA
IN
PB
FP
ST
SM
Study Hall
Image search
Paste the image URL
Home
Faculties & Institutes
Scholars
Publications
Subjects
Statistics
News
Search in the results
Faculties & Institutes
INSTITUTE OF MIC... [2]
Faculty of Scien... [2]
Authors
RUI PAULO DA SIL... [2]
MAK PUI IN [1]
U SENG PAN [1]
SIN SAI WENG [1]
ZHU YAN [1]
YIN JUN [1]
More...
Document Type
Conference paper [1]
Journal article [1]
Date Issued
2020 [1]
2011 [1]
Language
英語English [2]
Source Publication
2011 IEEE Intern... [1]
IEEE TRANSACTION... [1]
Indexed By
SCIE [1]
Funding Organization
Funding Project
×
Knowledge Map
UM
Start a Submission
Submissions
Unclaimed
Claimed
Attach Fulltext
Bookmarks
Browse/Search Results:
1-2 of 2
Help
Selected(
0
)
Clear
Items/Page:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
Sort:
Select
Journal Impact Factor Ascending
Journal Impact Factor Descending
Title Ascending
Title Descending
Author Ascending
Author Descending
Issue Date Ascending
Issue Date Descending
WOS Cited Times Ascending
WOS Cited Times Descending
Submit date Ascending
Submit date Descending
Design of a 4.2-to-5.1 GHz Ultralow-Power Complementary Class-B/C Hybrid-Mode VCO in 65-nm CMOS Fully Supported by EDA Tools
Journal article
Martins,Ricardo, Lourenco,Nuno, Horta,Nuno, Zhong,Shenke, Yin,Jun, Mak,Pui In, Martins,Rui P.. Design of a 4.2-to-5.1 GHz Ultralow-Power Complementary Class-B/C Hybrid-Mode VCO in 65-nm CMOS Fully Supported by EDA Tools[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2020, 67(11), 3965-3977.
Authors:
Martins,Ricardo
;
Lourenco,Nuno
;
Horta,Nuno
;
Zhong,Shenke
;
Yin,Jun
; et al.
Favorite
|
TC[WOS]:
16
TC[Scopus]:
25
IF:
5.2
/
4.5
|
Submit date:2021/03/04
Automatic Layout Generation
Electronic Design Automation
Multi-objective Optimization
Nanometer Cmos
Ultralow-power
Voltage-controlled Oscillator
Design techniques for nanometer wideband power-efficient CMOS ADCs
Conference paper
Seng-Pan U., Sin S.-W., Zhu Y., Chio U.-F., Wei H.-G., Martins R.P.. Design techniques for nanometer wideband power-efficient CMOS ADCs[C], 2011, 173-176.
Authors:
Seng-Pan U.
;
Sin S.-W.
;
Zhu Y.
;
Chio U.-F.
;
Wei H.-G.
; et al.
Favorite
|
TC[Scopus]:
0
|
Submit date:2019/02/11
Analog-to-digital Converters
Nanometer Cmos
Successive Approximation