×
验证码:
换一张
Forgotten Password?
Stay signed in
Login With UMPASS
English
|
繁體
Login With UMPASS
Log In
ALL
ORCID
TI
AU
PY
SU
KW
TY
JN
DA
IN
PB
FP
ST
SM
Study Hall
Image search
Paste the image URL
Home
Faculties & Institutes
Scholars
Publications
Subjects
Statistics
News
Search in the results
Faculties & Institutes
THE STATE KEY LA... [2]
INSTITUTE OF MIC... [2]
Faculty of Scien... [1]
Authors
MAK PUI IN [1]
CHEN YONG [1]
YIN JUN [1]
Document Type
Conference paper [1]
Journal article [1]
Date Issued
2024 [1]
2022 [1]
Language
英語English [2]
Source Publication
2022 IEEE Nordic... [1]
IEEE TRANSACTION... [1]
Indexed By
CPCI-S [1]
SCIE [1]
Funding Organization
Funding Project
×
Knowledge Map
UM
Start a Submission
Submissions
Unclaimed
Claimed
Attach Fulltext
Bookmarks
Browse/Search Results:
1-2 of 2
Help
Selected(
0
)
Clear
Items/Page:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
Sort:
Select
Issue Date Ascending
Issue Date Descending
Title Ascending
Title Descending
Author Ascending
Author Descending
WOS Cited Times Ascending
WOS Cited Times Descending
Submit date Ascending
Submit date Descending
Journal Impact Factor Ascending
Journal Impact Factor Descending
Analysis and Design of a 21.2-to-25.5-GHz Triple-Coil Transformer-Coupled QVCO
Journal article
Zhao, Ya, Fan, Chao, Yin, Jun, Mak, Pui In, Geng, Li. Analysis and Design of a 21.2-to-25.5-GHz Triple-Coil Transformer-Coupled QVCO[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2024, 71(10), 4538-4549.
Authors:
Zhao, Ya
;
Fan, Chao
;
Yin, Jun
;
Mak, Pui In
;
Geng, Li
Favorite
|
TC[WOS]:
0
TC[Scopus]:
0
IF:
5.2
/
4.5
|
Submit date:2024/11/05
Quadrature Voltage-controlled Oscillator (Qvco)
Phase Noise
Quadrature Phase Accuracy
Triple-coil
Transformer-coupled
Determinate Correlation
Bimodal Ambiguity
Tradeoff
Active Coupling Transistor
Alleviate
A 28-Gb/s 13.8-mW Half-Rate Bang-Bang Clock and Data Recovery Circuit Using Return-to-Zero-Based Symmetrical Bang-Bang Phase Detector
Conference paper
Ge, Xinyi, Chen, Yong, Wang, Lin, Qi, Nan, Mak, Pui In, Martins, Rui P.. A 28-Gb/s 13.8-mW Half-Rate Bang-Bang Clock and Data Recovery Circuit Using Return-to-Zero-Based Symmetrical Bang-Bang Phase Detector[C]:IEEE, 345 E 47TH ST, NEW YORK, NY 10017 USA, 2022.
Authors:
Ge, Xinyi
;
Chen, Yong
;
Wang, Lin
;
Qi, Nan
;
Mak, Pui In
; et al.
Favorite
|
TC[WOS]:
4
TC[Scopus]:
5
|
Submit date:2023/01/30
Bang-bang Phase Detector (Bbpd)
Charge Steering
Clock And Data Recovery (Cdr)
Cmos
Half Rate
Non- Return-to-zero (Nrz)
Quadrature Voltage-controlled Oscillator (Qvco)
Return-to-zero (Rz)
Rz-to-nrz Converter