English | 繁體

Search in the results

UM

Browse/Search Results:  1-10 of 148 Help

  Show only claimed items
Selected(0)Clear Items/Page:    Sort:
A 256 x 192-Pixel Direct Time-of-Flight LiDAR Receiver With a Current-Integrating-Based AFE Supporting 240-m-Range Imaging Journal article
Zou, Chaorui, Ou, Yaozhong, Zhu, Yan, Rui P. Martins, Chi-Hang Chan, Minglei, Zhang. A 256 x 192-Pixel Direct Time-of-Flight LiDAR Receiver With a Current-Integrating-Based AFE Supporting 240-m-Range Imaging[J]. IEEE Journal of Solid-State Circuits, 2024, 59(11), 3525-3537.
Authors:  Zou, Chaorui;  Ou, Yaozhong;  Zhu, Yan;  Rui P. Martins;  Chi-Hang Chan; et al.
Favorite | TC[WOS]:0 TC[Scopus]:0  IF:4.6/5.6 | Submit date：2024/08/30
3-d Imaging  Analog Frontend (Afe)  Background Light Compensation  Current-integrating (Ci)  Direct Timeof-flight (Dtof)  Lidar  Pixel Accumulation  Transimpedance Amplifier (Tia)  
A Reconfigurable Floating-Point Compute-In-Memory With Analog Exponent Pre-Processes Journal article
He, Pengyu, Zhao, Yuanzhe, Xie, Heng, Wang, Yang, Yin, Shouyi, Li, Li, Zhu, Yan, Martins, Rui P., Chan, Chi Hang, Zhang, Minglei. A Reconfigurable Floating-Point Compute-In-Memory With Analog Exponent Pre-Processes[J]. IEEE Solid-State Circuits Letters, 2024, 7, 271-274.
Authors:  He, Pengyu;  Zhao, Yuanzhe;  Xie, Heng;  Wang, Yang;  Yin, Shouyi; et al.
Favorite | TC[WOS]:0 TC[Scopus]:0 | Submit date：2024/10/10
Compute-in-memory Macro(Cim)  Exponent Pre-process  Floating-point(Fp)  Reconfigurable  Segmented Computation  
A Single-Channel 12-b 2-GS/s PVT-Robust Pipelined ADC With Sturdy Ring Amplifier and Time-Domain Quantizer Journal article
Cao, Yuefeng, Zhang, Minglei, Zhu, Yan, Martins, Rui P., Chan, Chi Hang. A Single-Channel 12-b 2-GS/s PVT-Robust Pipelined ADC With Sturdy Ring Amplifier and Time-Domain Quantizer[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2024.
Authors:  Cao, Yuefeng;  Zhang, Minglei;  Zhu, Yan;  Martins, Rui P.;  Chan, Chi Hang
Favorite | TC[WOS]:1 TC[Scopus]:2  IF:4.6/5.6 | Submit date：2024/07/04
Analog-to-digital Converter (Adc)  Process, Supply Voltage, And Temperature (Pvt)-robust  Sturdy Ring Amplifier (sRingamp)  Time-domain Quantizer  Time-to-digital Converter (Tdc)  Voltage-to-time Converter (Vtc)  
IME Research Groups Introduction and High Performance ADC Designs Presentation
报告日期: 2024-06-01
Authors:  ZHU YAN
Favorite |  | Submit date：2024/09/17
A PVT-Robust 8b 20GS/s Time-Interleaved SAR ADC with Quantization-Embedded Current-Mode Buffer and Differ-Based Dither Timing Skew Calibration Conference paper
Zhang, Wei, Zhang, Minglei, Zhu, Yan, Martins, R. P., Chan, Chi Hang. A PVT-Robust 8b 20GS/s Time-Interleaved SAR ADC with Quantization-Embedded Current-Mode Buffer and Differ-Based Dither Timing Skew Calibration[C]:Institute of Electrical and Electronics Engineers Inc., 2024, 28-3.
Authors:  Zhang, Wei;  Zhang, Minglei;  Zhu, Yan;  Martins, R. P.;  Chan, Chi Hang
Favorite | TC[WOS]:1 TC[Scopus]:0 | Submit date：2024/06/05
The Race for the Extra Pico Second without Losing the Decibel: A Partial-Review of Single-Channel Energy-Efficient High-Speed Nyquist ADCs Conference paper
Chan, Chi Hana, Zhang, Minglei, Cao, Yuefena, Zhao, Honazhi, Martins, Rui P., Zhu, Yan. The Race for the Extra Pico Second without Losing the Decibel: A Partial-Review of Single-Channel Energy-Efficient High-Speed Nyquist ADCs[C]:Institute of Electrical and Electronics Engineers Inc., 2024, 28-1.
Authors:  Chan, Chi Hana;  Zhang, Minglei;  Cao, Yuefena;  Zhao, Honazhi;  Martins, Rui P.; et al.
Favorite | TC[WOS]:0 TC[Scopus]:0 | Submit date：2024/06/05
A 28nm 314.6TLFOPS/W Reconfigurable Floating-Point Analog Compute-In-Memory Macro with Exponent Approximation and Two-Stage Sharing TD-ADC Conference paper
He, Pengyu, Zhao, Yuanzhe, Xie, Heng, Wang, Yang, Yin, Shouyi, Li, Li, Zhu, Yan, Martins, R. P., Chan, Chi Hang, Zhang, Minglei. A 28nm 314.6TLFOPS/W Reconfigurable Floating-Point Analog Compute-In-Memory Macro with Exponent Approximation and Two-Stage Sharing TD-ADC[C]:Institute of Electrical and Electronics Engineers Inc., 2024, 199537.
Authors:  He, Pengyu;  Zhao, Yuanzhe;  Xie, Heng;  Wang, Yang;  Yin, Shouyi; et al.
Favorite | TC[WOS]:0 TC[Scopus]:1 | Submit date：2024/06/05
FLEX-CIM: A Flexible Kernel Size 1-GHz 181.6-TOPS/W 25.63-TOPS/mm2 Analog Compute-in-Memory Macro Journal article
Fu, Yuzhao, Yu, Wei Han, Un, Ka Fai, Chan, Chi Hang, Zhu, Yan, Zhang, Minglei, Martins, Rui P., Mak, Pui In. FLEX-CIM: A Flexible Kernel Size 1-GHz 181.6-TOPS/W 25.63-TOPS/mm2 Analog Compute-in-Memory Macro[J]. IEEE Journal of Solid-State Circuits, 2024.
Authors:  Fu, Yuzhao;  Yu, Wei Han;  Un, Ka Fai;  Chan, Chi Hang;  Zhu, Yan; et al.
Favorite | TC[WOS]:1 TC[Scopus]:1  IF:4.6/5.6 | Submit date：2024/05/16
Analog Partial Sum (Aps)  Compute-in-memory (Cim)  Convolutional Neural Network (Cnn)  Flexible Kernel Size  Utilization  
6.8 A 256×192-Pixel 30fps Automotive Direct Time-of-Flight LiDAR Using 8× Current-Integrating-Based TIA, Hybrid Pulse Position/Width Converter, and Intensity/CNN-Guided 3D Inpainting Conference paper
Zou, Chaorui, Ou, Yaozhong, Zhu, Yan, Martins, R. P., Chan, Chi Hang, Zhang, Minglei. 6.8 A 256×192-Pixel 30fps Automotive Direct Time-of-Flight LiDAR Using 8× Current-Integrating-Based TIA, Hybrid Pulse Position/Width Converter, and Intensity/CNN-Guided 3D Inpainting[C]:IEEE, 2024, 114-116.
Authors:  Zou, Chaorui;  Ou, Yaozhong;  Zhu, Yan;  Martins, R. P.;  Chan, Chi Hang; et al.
Favorite | TC[Scopus]:2 | Submit date：2024/05/16
A 119.64 GOPs/W FPGA-Based ResNet50 Mixed-Precision Accelerator Using the Dynamic DSP Packing Journal article
Yaozhong Ou, Wei-Han Yu, Ka-Fai Un, Chi-Hang Chan, Yan Zhu. A 119.64 GOPs/W FPGA-Based ResNet50 Mixed-Precision Accelerator Using the Dynamic DSP Packing[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2024.
Authors:  Yaozhong Ou;  Wei-Han Yu;  Ka-Fai Un;  Chi-Hang Chan;  Yan Zhu
Favorite |   IF:4.0/3.7 | Submit date：2024/08/07