×
验证码:
换一张
Forgotten Password?
Stay signed in
Login With UMPASS
English
|
繁體
Login With UMPASS
Log In
ALL
ORCID
TI
AU
PY
SU
KW
TY
JN
DA
IN
PB
FP
ST
SM
Study Hall
Image search
Paste the image URL
Home
Faculties & Institutes
Scholars
Publications
Subjects
Statistics
News
Search in the results
Faculties & Institutes
INSTITUTE OF MIC... [5]
Faculty of Scien... [5]
THE STATE KEY LA... [2]
Authors
ZHU YAN [4]
RUI PAULO DA SIL... [3]
CHAN CHI HANG [3]
U SENG PAN [1]
SIN SAI WENG [1]
Document Type
Journal article [5]
Conference paper [1]
Date Issued
2022 [2]
2020 [1]
2018 [1]
2017 [1]
2004 [1]
Language
英語English [6]
Source Publication
IEEE Transaction... [2]
2004 Internation... [1]
ELECTRONICS LETT... [1]
IEEE JOURNAL OF ... [1]
IEEE TRANSACTION... [1]
Indexed By
SCIE [4]
CPCI-S [1]
Funding Organization
Funding Project
×
Knowledge Map
UM
Start a Submission
Submissions
Unclaimed
Claimed
Attach Fulltext
Bookmarks
Browse/Search Results:
1-6 of 6
Help
Selected(
0
)
Clear
Items/Page:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
Sort:
Select
Issue Date Ascending
Issue Date Descending
Journal Impact Factor Ascending
Journal Impact Factor Descending
Author Ascending
Author Descending
Submit date Ascending
Submit date Descending
Title Ascending
Title Descending
WOS Cited Times Ascending
WOS Cited Times Descending
A Single-Opamp Third Order CT ΔΣ Modulator With SAB-ELD-Merged Integrator and Three-Stage Hybrid Compensation Opamp
Journal article
Xing, K., Wang, W., Zhu, Y., Chan, C. H., Martins, R. P.. A Single-Opamp Third Order CT ΔΣ Modulator With SAB-ELD-Merged Integrator and Three-Stage Hybrid Compensation Opamp[J]. IEEE Transactions on Circuits and Systems I: Regular Papers, 2022, 64-74.
Authors:
Xing, K.
;
Wang, W.
;
Zhu, Y.
;
Chan, C. H.
;
Martins, R. P.
Favorite
|
IF:
5.2
/
4.5
|
Submit date:2023/08/31
Analog-to-digital conversion (ADC)
continuous-time delta-sigma modulator (CTDSM)
SAB-ELD- merged integrator
three-stage Opamp
preliminary sampling and quantization (PSQ) technique
high-speed noise-shaping SAR (NS-SAR)
A Single-Opamp Third Order CT Δ Σ Modulator With SAB-ELD-Merged Integrator and Three-Stage Hybrid Compensation Opamp
Journal article
Xing, Kai, Wang, Wei, Zhu, Yan, Chan, Chi Hang, Martins, Rui P.. A Single-Opamp Third Order CT Δ Σ Modulator With SAB-ELD-Merged Integrator and Three-Stage Hybrid Compensation Opamp[J]. IEEE Transactions on Circuits and Systems I: Regular Papers, 2022, 69(1), 64-74.
Authors:
Xing, Kai
;
Wang, Wei
;
Zhu, Yan
;
Chan, Chi Hang
;
Martins, Rui P.
Favorite
|
TC[WOS]:
5
TC[Scopus]:
5
IF:
5.2
/
4.5
|
Submit date:2021/09/20
Analog-to-digital Conversion (Adc)
Continuous-time Delta-sigma Modulator (Ctdsm)
Gain
High-speed Noise-shaping Sar (ns-Sar).
Loading
Low-frequency Noise
Modulation
Preliminary Sampling And Quantization (Psq) Technique
Quantization (Signal)
Sab-eld-merged Integrator
Three-stage Opamp
Topology
Wideband
A 100-MHz BW 72.6-dB-SNDR CT ΔΣ Modulator Utilizing Preliminary Sampling and Quantization
Journal article
Wang,Wei, Chan,Chi Hang, Zhu,Yan, Martins,Rui P.. A 100-MHz BW 72.6-dB-SNDR CT ΔΣ Modulator Utilizing Preliminary Sampling and Quantization[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2020, 55(6), 1588-1598.
Authors:
Wang,Wei
;
Chan,Chi Hang
;
Zhu,Yan
;
Martins,Rui P.
Favorite
|
TC[WOS]:
14
TC[Scopus]:
15
IF:
4.6
/
5.6
|
Submit date:2020/12/04
Analog-to-digital Conversion (Adc)
Continuous-time Delta-sigma Modulator (Ct-dsm)
Preliminary Sampling And Quantization (Psq) Technique
Single Amplifier Biquad (Sab)
Successiveapproximation-register (Sar) Architecture-based Quantizer (Qtz)
Passive Noise Shaping in SAR ADC With Improved Efficiency
Journal article
Song, Yan, Chan, Chi-Hang, Zhu, Yan, Geng, Li, Seng-Pan, U., Martins, Rui Paulo. Passive Noise Shaping in SAR ADC With Improved Efficiency[J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26(2), 416-420.
Authors:
Song, Yan
;
Chan, Chi-Hang
;
Zhu, Yan
;
Geng, Li
;
Seng-Pan, U.
; et al.
Favorite
|
TC[WOS]:
24
TC[Scopus]:
26
IF:
2.8
/
2.8
|
Submit date:2018/10/30
Analog-to-digital Converter (Adc)
Delta Sampling
Oversampling
Passive Noise Shaping (Pns)
Successive Approximation Register (Sar)
Reconfigurable mismatch-free time-interleaved bandpass sigma-delta modulator for wireless communications
Journal article
Dongyang Jiang, Sai-Weng Sin, Seng-Pan U, Rui Paulo Martins, Franco Maloberti. Reconfigurable mismatch-free time-interleaved bandpass sigma-delta modulator for wireless communications[J]. ELECTRONICS LETTERS, 2017, 53(7), 506–508.
Authors:
Dongyang Jiang
;
Sai-Weng Sin
;
Seng-Pan U
;
Rui Paulo Martins
;
Franco Maloberti
Favorite
|
TC[WOS]:
2
TC[Scopus]:
3
IF:
0.7
/
0.9
|
Submit date:2018/10/30
Sigma-delta Modulation
Modulators
Software Radio
Radio Receivers
Circuit Simulation
Band-pass Filters
Table Lookup
Reconfigurable Mismatch-free Time-interleaved Bandpass Sigma-delta Modulator
Wireless Communications
Control Parameters
Look-up Table
Path Numbers
Path Sampling Frequencies
Tuning Coefficients
Design Reconfigurability
Multiband Receiver
Software Defined Radio Systems
Behavioural Simulations
A novel low-voltage 2nd-order Sigma-Delta Modulator with double-sampling for GSM/DECT/WCDMA
Conference paper
Chio K., Martins R.P., Sengpan U.. A novel low-voltage 2nd-order Sigma-Delta Modulator with double-sampling for GSM/DECT/WCDMA[C], 2004, 1146-1150.
Authors:
Chio K.
;
Martins R.P.
;
Sengpan U.
Favorite
|
TC[WOS]:
0
TC[Scopus]:
0
|
Submit date:2019/02/11
Double-sampling
Moving Sum
Rdwa
Sigma Delta