English | 繁體

Search in the results

UM

Browse/Search Results:  1-6 of 6 Help

Selected(0)Clear Items/Page:    Sort:
A 0.0285-mm² 0.68-pJ/bit Single-Loop Full-Rate Bang-Bang CDR Without Reference and Separate FD Pulling Off an 8.2-Gb/s/μs Acquisition Speed of the PAM-4 Input in 28-nm CMOS Journal article
Zhao, Xiaoteng, Chen, Yong, Mak, Pui In, Martins, Rui P.. A 0.0285-mm² 0.68-pJ/bit Single-Loop Full-Rate Bang-Bang CDR Without Reference and Separate FD Pulling Off an 8.2-Gb/s/μs Acquisition Speed of the PAM-4 Input in 28-nm CMOS[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2021, 57(2), 546-561.
Authors:  Zhao, Xiaoteng;  Chen, Yong;  Mak, Pui In;  Martins, Rui P.
Favorite | TC[WOS]:15 TC[Scopus]:15  IF:4.6/5.6 | Submit date：2021/10/28
Acquisition Speed  Bang-bang Clock And Data Recovery (Bbcdr)  Charge Pump (Cp)  Clocks  Cmos  Detectors  Four-level Pulse Amplitude Modulation (Pam-4)  Frequency Detector (Fd)  Frequency Modulation  Hybrid Control Circuit (Hcc)  Jitter  Jitter Tolerance (Jtol)  Jitter Transfer Function (Jtf)  Logic Gates  Phase Detector (Pd)  Strobe Point (Sp).  Switches  Voltage-controlled Oscillators  
A 0.14-to-0.29-pJ/bit 14-GBaud/s Trimodal (NRZ/PAM-4/PAM-8) Half-Rate Bang-Bang Clock and Data Recovery (BBCDR) Circuit in 28-nm CMOS Journal article
Zhao,Xiaoteng, Chen,Yong, Mak,Pui In, Martins,Rui P.. A 0.14-to-0.29-pJ/bit 14-GBaud/s Trimodal (NRZ/PAM-4/PAM-8) Half-Rate Bang-Bang Clock and Data Recovery (BBCDR) Circuit in 28-nm CMOS[J]. IEEE Transactions on Circuits and Systems I: Regular Papers, 2021, 68(1), 89-102.
Authors:  Zhao,Xiaoteng;  Chen,Yong;  Mak,Pui In;  Martins,Rui P.
Favorite | TC[WOS]:23 TC[Scopus]:22  IF:5.2/4.5 | Submit date：2021/03/09
Bang- Bang Clock And Data Recovery (Bbcdr)  Bang-bang Phase Detector (Bbpd)  Cmos  Four- And Eight-level Pulse Amplitude Modulation (Pam-4/-8)  Half Rate  Hogge And alexAnder Pd  Jitter Tolerance (Jtol).  Jitter Transfer Function (Jtf)  Non-return-to-zero (Nrz)  Strongarm Comparator  
A 0.0285mm2 0.68pJ/bit Single-Loop Full-Rate Bang-Bang CDR without Reference and Separate Frequency Detector Achieving an 8.2(Gb/s)/μs Acquisition Speed of PAM-4 data in 28nm CMOS Conference paper
Zhao,Xiaoteng, Chen,Yong, Mak,Pui In, Martins,Rui P.. A 0.0285mm2 0.68pJ/bit Single-Loop Full-Rate Bang-Bang CDR without Reference and Separate Frequency Detector Achieving an 8.2(Gb/s)/μs Acquisition Speed of PAM-4 data in 28nm CMOS[C], 2020.
Authors:  Zhao,Xiaoteng;  Chen,Yong;  Mak,Pui In;  Martins,Rui P.
Favorite | TC[Scopus]:16 | Submit date：2021/03/04
Acquisition Speed  Alexander Phase Detector (Pd)  Bang-bang  Bang-bang Clock And Data Recovery (Cdr)  Charge Pump (Cp)  Frequency Detector (Fd)  Full-rate  Jitter Tolerance (Jtf)  Jitter Transfer Function (Jtf)  Single Loop  Strobe Point (Sp)  
Transplantation of ACE2- Mesenchymal stem cells improves the outcome of patients with covid-19 pneumonia Journal article
Leng,Zikuan, Zhu,Rongjia, Hou,Wei, Feng,Yingmei, Yang,Yanlei, Han,Qin, Shan,Guangliang, Meng,Fanyan, Du,Dongshu, Wang,Shihua, Fan,Junfen, Wang,Wenjing, Deng,Luchan, Shi,Hongbo, Li,Hongjun, Hu,Zhongjie, Zhang,Fengchun, Gao,Jinming, Liu,Hongjian, Li,Xiaoxia, Zhao,Yangyang, Yin,Kan, He,Xijing, Gao,Zhengchao, Wang,Yibin, Yang,Bo, Jin,Ronghua, Stambler,Ilia, Lim,Lee Wei, Su,Huanxing, Moskalev,Alexey, Cano,Antonio, Chakrabarti,Sasanka, Min,Kyung Jin, Ellison-Hughes,Georgina, Caruso,Calogero, Jin,Kunlin, Zhao,Robert Chunhua. Transplantation of ACE2- Mesenchymal stem cells improves the outcome of patients with covid-19 pneumonia[J]. Aging and Disease, 2020, 11(2), 216-228.
Authors:  Leng,Zikuan;  Zhu,Rongjia;  Hou,Wei;  Feng,Yingmei;  Yang,Yanlei; et al.
Favorite | TC[WOS]:840 TC[Scopus]:951  IF:7.0/7.1 | Submit date：2021/03/01
Ace2 Negative  Cell Transplantation  Covid-19  Function Recovery  Immunomodulation  Mesenchymal Stem Cells  
Analysis and verification of jitter in bang-bang clock and data recovery circuit with a second-order loop filter Journal article
Ge,Xinyi, Chen,Yong, Zhao,Xiaoteng, Mak,Pui In, Martins,Rui P.. Analysis and verification of jitter in bang-bang clock and data recovery circuit with a second-order loop filter[J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2019, 27(10), 2223-2236.
Authors:  Ge,Xinyi;  Chen,Yong;  Zhao,Xiaoteng;  Mak,Pui In;  Martins,Rui P.
Favorite | TC[WOS]:20 TC[Scopus]:20  IF:2.8/2.8 | Submit date：2021/03/09
Bang-bang Clock And Data Recovery (Bbcdr)  Bang-bang Phase Detector (Bbpd)  Binary  Fourier Series  Jitter Generation (Jgen)  Jitter Tolerance (Jtol)  Jitter Transfer Function (Jtf)  Linear Phase Detector  Loop Filter (Lf)  Sinking Area  
Efficient Recovery of Low-Rank Matrix via Double Nonconvex Nonsmooth Rank Minimization Journal article
Zhang,Hengmin, Gong,Chen, Qian,Jianjun, Zhang,Bob, Xu,Chunyan, Yang,Jian. Efficient Recovery of Low-Rank Matrix via Double Nonconvex Nonsmooth Rank Minimization[J]. IEEE Transactions on Neural Networks and Learning Systems, 2019, 30(10), 2916-2925.
Authors:  Zhang,Hengmin;  Gong,Chen;  Qian,Jianjun;  Zhang,Bob;  Xu,Chunyan; et al.
Favorite | TC[WOS]:41 TC[Scopus]:45  IF:10.2/10.4 | Submit date：2021/03/11
Double Nonconvex Nonsmooth Rank (Nnr) Minimization  Iteratively Reweighted Singular Values Function (Svf) Algorithm  Low-rank Matrix Recovery  Nuclear Norm-based Minimization (Nnm)