×
验证码:
换一张
Forgotten Password?
Stay signed in
Login With UMPASS
English
|
繁體
Login With UMPASS
Log In
ALL
ORCID
TI
AU
PY
SU
KW
TY
JN
DA
IN
PB
FP
ST
SM
Study Hall
Image search
Paste the image URL
Home
Faculties & Institutes
Scholars
Publications
Subjects
Statistics
News
Search in the results
Faculties & Institutes
INSTITUTE OF MI... [20]
Faculty of Scie... [18]
THE STATE KEY L... [14]
Faculty of Educa... [1]
Faculty of Socia... [1]
Authors
MAK PUI IN [16]
RUI PAULO DA SI... [14]
CHEN YONG [10]
YIN JUN [5]
LU YAN [3]
U SENG PAN [1]
More...
Document Type
Journal article [19]
Conference paper [5]
Review article [1]
Date Issued
2023 [2]
2022 [7]
2021 [2]
2020 [2]
2018 [7]
2017 [3]
More...
Language
英語English [25]
Source Publication
IEEE JOURNAL OF ... [4]
IEEE Access [3]
IEEE Journal of ... [3]
IEEE Transaction... [3]
Analog Integrate... [1]
Digest of Papers... [1]
More...
Indexed By
SCIE [17]
CPCI-S [3]
Funding Organization
Funding Project
×
Knowledge Map
UM
Start a Submission
Submissions
Unclaimed
Claimed
Attach Fulltext
Bookmarks
Browse/Search Results:
1-10 of 25
Help
Selected(
0
)
Clear
Items/Page:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
Sort:
Select
Journal Impact Factor Ascending
Journal Impact Factor Descending
Title Ascending
Title Descending
Author Ascending
Author Descending
Issue Date Ascending
Issue Date Descending
WOS Cited Times Ascending
WOS Cited Times Descending
Submit date Ascending
Submit date Descending
A Subthreshold Operation Series-Parallel Charge Pump Incorporating Dynamic Source-Fed Oscillator for Wide-Input-Voltage Energy Harvesting Application
Journal article
Kee, Yong Jack, Ramiah, Harikrishnan, Churchill, Kishore Kumar Pakkirisami, Chong, Gabriel, Mekhilef, Saad, Lai, Nai Shyan, Chen, Yong, Mak, Pui In, Martins, Rui P.. A Subthreshold Operation Series-Parallel Charge Pump Incorporating Dynamic Source-Fed Oscillator for Wide-Input-Voltage Energy Harvesting Application[J]. IEEE Access, 2023, 11, 97641-97653.
Authors:
Kee, Yong Jack
;
Ramiah, Harikrishnan
;
Churchill, Kishore Kumar Pakkirisami
;
Chong, Gabriel
;
Mekhilef, Saad
; et al.
Favorite
|
TC[WOS]:
2
TC[Scopus]:
2
IF:
3.4
/
3.7
|
Submit date:2024/02/22
Cmos
Dc-to-dc Converter
Low Power Energy Harvesting
Power Conversion Efficiency (Pce)
Reconfigurable Charge Pump (Cp)
Ring-voltage Controlled Oscillator (Rvco)
A 2.0-to-7.4-GHz 16-Phase Delay-Locked Loop With a Sub-0.6-ps Phase-Delay Error in 40-nm CMOS
Journal article
Yang,Jian, Pan,Quan, Yin,Jun, Mak,Pui In. A 2.0-to-7.4-GHz 16-Phase Delay-Locked Loop With a Sub-0.6-ps Phase-Delay Error in 40-nm CMOS[J]. IEEE Transactions on Microwave Theory and Techniques, 2023, 71(8), 3596 - 3604.
Authors:
Yang,Jian
;
Pan,Quan
;
Yin,Jun
;
Mak,Pui In
Favorite
|
TC[WOS]:
4
TC[Scopus]:
4
IF:
4.1
/
4.2
|
Submit date:2023/08/03
Charge Pump (Cp)
Clock Generator
Delay-locked Loop (Dll)
Locking Range
Multiphase Clock
Phase Accuracy
Evaluation and Perspective of Analog Low-Dropout Voltage Regulators: A Review
Journal article
TAN YEE CHYAN, HARIKRISHNAN RAMIAH, S. F. WAN MUHAMAD HATTA, NAI SHYAN LAI, CHEE-CHEOW LIM, YONG CHEN, PUI-IN MAK, RUI P. MARTINS. Evaluation and Perspective of Analog Low-Dropout Voltage Regulators: A Review[J]. IEEE Access, 2022, 10, 114469-114489.
Authors:
TAN YEE CHYAN
;
HARIKRISHNAN RAMIAH
;
S. F. WAN MUHAMAD HATTA
;
NAI SHYAN LAI
;
CHEE-CHEOW LIM
; et al.
Favorite
|
TC[WOS]:
12
TC[Scopus]:
16
IF:
3.4
/
3.7
|
Submit date:2023/01/30
Adaptive Biasing
Analog Ldos (Aldo)
Bulk Modulation
Capacitor-less Output
Charge Pump
Flipped Voltage Follower (Fvf)
Linear Low-dropout Regulators (Ldos)
Power Management Integrated Circuits (Pmics)
Power Supply Rejection (Psr)
A 0.1-V VIN Subthreshold 3-Stage Dual-Branch Charge Pump with 43.4% Peak Power Conversion Efficiency Using Advanced Dynamic Gate-Bias
Journal article
Yong, Jack Kee, Ramiah, Harikrishnan, Churchill, Kishore Kumar Pakkirisami, Chong, Gabriel, Mekhilef, Saad, Chen, Yong, Mak, Pui In, Martins, Rui P.. A 0.1-V VIN Subthreshold 3-Stage Dual-Branch Charge Pump with 43.4% Peak Power Conversion Efficiency Using Advanced Dynamic Gate-Bias[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2022, 69(9), 3929-3933.
Authors:
Yong, Jack Kee
;
Ramiah, Harikrishnan
;
Churchill, Kishore Kumar Pakkirisami
;
Chong, Gabriel
;
Mekhilef, Saad
; et al.
Favorite
|
TC[WOS]:
16
TC[Scopus]:
17
IF:
4.0
/
3.7
|
Submit date:2022/08/05
Cmos
Control Systems
Cross-coupled Charge Pump (Cccp)
Energy Harvesting (Eh)
Logic Gates
Power Conversion Efficiency (Pce)
Switches
Switching Circuits
Transistors
Voltage
Voltage Control
A Fully-Integrated Ambient RF Energy Harvesting System with 423-µW Output Power
Journal article
Pakkirisami Churchill, Kishore Kumar, Ramiah, Harikrishnan, Chong, Gabriel, Chen, Yong, Mak, Pui In, Martins, Rui P.. A Fully-Integrated Ambient RF Energy Harvesting System with 423-µW Output Power[J]. SENSORS, 2022, 22(12), 4415.
Authors:
Pakkirisami Churchill, Kishore Kumar
;
Ramiah, Harikrishnan
;
Chong, Gabriel
;
Chen, Yong
;
Mak, Pui In
; et al.
Favorite
|
TC[WOS]:
16
TC[Scopus]:
17
IF:
3.4
/
3.7
|
Submit date:2022/08/02
Charge Pump
Clock Generator
Cmos
Dc-dc
Rf Energy Harvesting (Rfeh)
Rf-dc
Ring-vco
Shared-dynamic-biasing
A 0.15-V, 44.73% PCE charge pump with CMOS differential ring-VCO for energy harvesting systems
Journal article
Pakkirisami Churchill, Kishore Kumar, Ramiah, Harikrishnan, Chong, Gabriel, Ahmad, Mohd Yazed, Yin, Jun, Mak, Pui In, Martins, Rui P.. A 0.15-V, 44.73% PCE charge pump with CMOS differential ring-VCO for energy harvesting systems[J]. Analog Integrated Circuits and Signal Processing, 2022, 111(1), 35-43.
Authors:
Pakkirisami Churchill, Kishore Kumar
;
Ramiah, Harikrishnan
;
Chong, Gabriel
;
Ahmad, Mohd Yazed
;
Yin, Jun
; et al.
Favorite
|
TC[WOS]:
6
TC[Scopus]:
8
IF:
1.2
/
1.0
|
Submit date:2022/05/04
Charge Pump
Dc-to-dc Conversion
Dynamic Voltage Frequency Scaling (Dvfs)
Energy Harvesting
Ring-voltage ContRolled Oscillator (Ro)
A Sub-0.25-pJ/bit 47.6-to-58.8-Gb/s Reference-Less FD-Less Single-Loop PAM-4 Bang-Bang CDR with a Deliberate-Current-Mismatch Frequency Acquisition Technique in 28-nm CMOS
Journal article
Xiaoteng Zhao, Yong Chen, Lin Wang, Pui In Mak, Franco Maloberti, Rui P. Martins. A Sub-0.25-pJ/bit 47.6-to-58.8-Gb/s Reference-Less FD-Less Single-Loop PAM-4 Bang-Bang CDR with a Deliberate-Current-Mismatch Frequency Acquisition Technique in 28-nm CMOS[J]. IEEE Journal of Solid-State Circuits, 2022, 57(5), 1358-1371.
Authors:
Xiaoteng Zhao
;
Yong Chen
;
Lin Wang
;
Pui In Mak
;
Franco Maloberti
; et al.
Favorite
|
TC[WOS]:
10
TC[Scopus]:
14
IF:
4.6
/
5.6
|
Submit date:2022/05/13
And Zero Net Current (Znc)
Bang-bang Clock And Data Recovery (Bbcdr)
Charge Pump (Cp)
Cmos
Four-level Pulse-amplitude Modulation (Pam)
Frequency Detector (Fd)
Half-rate
Negative Net Current (Nnc)
Positive Net Current (Pnc)
Reference-less
Low Voltage Switched-Capacitive-Based Reconfigurable Charge Pumps for Energy Harvesting Systems: An Overview
Review article
2022
Authors:
Ho, Tian Siang
;
Ramiah, Harikrishnan
;
Churchill, Kishore Kumar Pakkirisami
;
Chen, Yong
;
Lim, Chee Cheow
; et al.
Favorite
|
TC[WOS]:
12
TC[Scopus]:
14
IF:
3.4
/
3.7
|
Submit date:2023/01/30
Energy Harvesting (Eh)
Reconfigurable Charge Pump
Wide Dynamic Range
Capacitive-based Converter
Dc-dc Converter
Cmos
A 10.8-to-37.4Gb/s Single-Loop Quarter-Rate BBCDR Without External Reference and Separate FD Featuring a Wide-Frequency-Acquisition Scheme
Conference paper
Wang, Lin, Chen, Yong, Yang, Chaowei, Zhao, Xiaoteng, Mak, Pui In, Maloberti, Franco, Martins, Rui P.. A 10.8-to-37.4Gb/s Single-Loop Quarter-Rate BBCDR Without External Reference and Separate FD Featuring a Wide-Frequency-Acquisition Scheme[C]:IEEE, 345 E 47TH ST, NEW YORK, NY 10017 USA, 2022.
Authors:
Wang, Lin
;
Chen, Yong
;
Yang, Chaowei
;
Zhao, Xiaoteng
;
Mak, Pui In
; et al.
Favorite
|
TC[WOS]:
1
TC[Scopus]:
1
|
Submit date:2023/03/06
Hybrid Control Circuit (Hcc)
Deliberate Current Mismatch
Charge Pump (Cp)
Ring Oscillator (Ro)
R-2r Dac
Positive (Pnc)
Negative (Nnc)
Zero (Znc) Net Current
A 0.0285-mm² 0.68-pJ/bit Single-Loop Full-Rate Bang-Bang CDR Without Reference and Separate FD Pulling Off an 8.2-Gb/s/μs Acquisition Speed of the PAM-4 Input in 28-nm CMOS
Journal article
Zhao, Xiaoteng, Chen, Yong, Mak, Pui In, Martins, Rui P.. A 0.0285-mm² 0.68-pJ/bit Single-Loop Full-Rate Bang-Bang CDR Without Reference and Separate FD Pulling Off an 8.2-Gb/s/μs Acquisition Speed of the PAM-4 Input in 28-nm CMOS[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2021, 57(2), 546-561.
Authors:
Zhao, Xiaoteng
;
Chen, Yong
;
Mak, Pui In
;
Martins, Rui P.
Favorite
|
TC[WOS]:
13
TC[Scopus]:
13
IF:
4.6
/
5.6
|
Submit date:2021/10/28
Acquisition Speed
Bang-bang Clock And Data Recovery (Bbcdr)
Charge Pump (Cp)
Clocks
Cmos
Detectors
Four-level Pulse Amplitude Modulation (Pam-4)
Frequency Detector (Fd)
Frequency Modulation
Hybrid Control Circuit (Hcc)
Jitter
Jitter Tolerance (Jtol)
Jitter Transfer Function (Jtf)
Logic Gates
Phase Detector (Pd)
Strobe Point (Sp).
Switches
Voltage-controlled Oscillators